Mixed Harmonic Runnable Scheduling for Automotive Software on Multi-Core Processors

被引:8
|
作者
Lee, Kyung-Jung [1 ]
Kim, Jae-Woo [2 ]
Chang, Hyuk-Jun [3 ]
Ahn, Hyun-Sik [3 ]
机构
[1] Hyundai Mobis, Tech Res Inst, 17-2,Mabuk Ro 240Beon Gil, Yongin 16891, Gyeonggi, South Korea
[2] Kookmin Univ, Dept Elect Engn, Seoul 02707, South Korea
[3] Kookmin Univ, Dept Secured Smart Elect Vehicle, Seoul 02707, South Korea
关键词
AUTOSAR; Interrupt; Multi-core; Runnable; Scheduling; Load balancing; ARCHITECTURES; ECUS;
D O I
10.1007/s12239-018-0031-2
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
The performance of automotive electronic control units (ECUs) has improved following the development of multi-core processors. These processors facilitate fast computing performance without increasing clock speed. System developers partition automotive application runnables to have parallelizability and avoid interference between various software modules. To improve the performance of such systems, an efficient scheduler is necessary. In this regard, for multi-core ECUs, the automotive open system architecture (AUTOSAR) suggests partitioned static priority scheduling for parallelized software. In the AUTOSAR approach, clustering and partitioning of runnables for specific cores becomes difficult, but there is no exact criterion followed for partitioning the runnables. Consequently, cores are not balanced against loads, and under contingency conditions, there is a chance that tasks will miss deadlines. In this study, we address this problem by exploring a mixed harmonic runnable scheduling algorithm that includes partitioned scheduling. We tested this algorithm using high load conditions under contingency consequences, and we evaluated it using models of periodic runnables, periodic interrupts, and event-triggered interrupts. The performance parameters considered in this paper are balancing performance and the deadline missing rate. Our results indicate that the proposed algorithm can contribute toward improving the functional safety of vehicles.
引用
下载
收藏
页码:323 / 330
页数:8
相关论文
共 50 条
  • [31] Evaluation of software techniques for parallel packet processing on multi-core processors
    Vermeiren, T
    Borghs, E
    Haagdorens, B
    CCNC 2004: 1ST IEEE CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE, PROCEEDINGS: CONSUMER NETWORKING: CLOSING THE DIGITAL DIVIDE, 2004, : 645 - 647
  • [32] CAMP: a hierarchical cache architecture for multi-core mixed criticality processors
    Nair, Arun S.
    Patil, Geeta
    Agarwal, Archit
    Pai, Aboli V.
    Raveendran, Biju K.
    Punnekkat, Sasikumar
    INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2024, 39 (03) : 317 - 352
  • [33] Mixed real-time scheduling of multiple DAGs-based applications on heterogeneous multi-core processors
    Xie, Guoqi
    Zeng, Gang
    Liu, Liangjiao
    Li, Renfa
    Li, Keqin
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 47 : 93 - 103
  • [34] Thermal-aware Scheduling for Data Parallel Workloads on Multi-Core Processors
    Tan, Hengxing
    Ranka, Sanjay
    2014 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATION (ISCC), 2014,
  • [35] Simultaneous Optimization of Performance, Energy and Temperature for DAG Scheduling in Multi-Core Processors
    Sheikh, Hafiz Fahad
    Ahmad, Ishfaq
    2012 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2012,
  • [36] A Freespace Crossbar for Multi-core Processors
    Victor, Michel N.
    Silzars, Aris K.
    Davidson, Edward S.
    ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2008, : 56 - +
  • [37] Automotive Embedded Software: Migration Challenges to Multi-Core Computing Platforms
    Macher, Georg
    Hoeller, Andrea
    Armengaud, Eric
    Kreiner, Christian
    PROCEEDINGS 2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS (INDIN), 2015, : 1386 - 1393
  • [38] Fairness-Aware Energy Efficient Scheduling on Heterogeneous Multi-Core Processors
    Salami, Bagher
    Noori, Hamid
    Naghibzadeh, Mahmoud
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (01) : 72 - 82
  • [39] Thermal modeling of multi-core processors
    Xu, Guoping
    2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 96 - 100
  • [40] Power Consumption in Multi-core Processors
    Balakrishnan, M.
    CONTEMPORARY COMPUTING, 2012, 306 : 3 - 3