Investigation of Carbon Nanotube-Based Through-Silicon Vias for PDN Applications

被引：11
|
作者：
Jin, Jing [1 ]
Zhao, Wen-Sheng [2 ]
Wang, Da-Wei [1 ]
Chen, Hong-Sheng [3 ]
Li, Er-Ping [3 ]
Yin, Wen-Yan [1 ,4 ]
机构：
[1] Zhejiang Univ, State Key Lab Modern Opt Instrumentat, Coll Opt Sci & Engn, Hangzhou 310058, Zhejiang, Peoples R China
[2] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Minist Educ, Sch Elect & Informat, Hangzhou 310018, Zhejiang, Peoples R China
[3] Zhejiang Univ, Innovat Inst Electromagnet Informat & Elect Integ, Zhejiang Prov Key Lab Adv Micronano Elect Devices, Hangzhou 310058, Zhejiang, Peoples R China
[4] Zhejiang Prov Key Lab Adv Micronano Elect Devices, Innovat Inst Electromagnet Informat & Elect Integ, Hangzhou 310058, Zhejiang, Peoples R China
来源：
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY | 2018年 / 60卷 / 03期
基金：
中国国家自然科学基金;
关键词：
Carbon nanotube (CNT); CNT diameter; CNT filling ratio; impedance; kinetic inductance; power distribution network (PDN); temperature; through-silicon via (TSV); COMPUTATIONAL ELECTROMAGNETICS CEM; SELECTIVE VALIDATION FSV; MODEL; TSV; INTERCONNECTS; NETWORKS; ARRAY;
D O I：
10.1109/TEMC.2017.2737022
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a comprehensive investigation of the impedance characteristics of power distribution networks (PDNs) made of carbon nanotube through-silicon vias (CNT-TSVs). The equivalent circuit model of the CNT-TSV array is presented and validated through three-dimensional full-wave electromagnetic simulator up to 100 GHz. By virtue of the circuit model, the inductive properties of CNT-TSVs are characterized and compared for various physical parameters. Then, the PDN impedance characteristics of multiple stacked chip-PDNs with CNT-TSVs are captured and evaluated. It is found that the large CNT kinetic inductance may limit the PDN frequency range. Therefore, the fabrication of CNT-TSVs should be improved to increase the CNT density and reduce the contact resistance.
引用
收藏
页码：738 / 746
页数：9
相关论文
共 50 条
  • [41] Pretreatment to assure the copper filling in through-silicon vias
    Luo, Wei
    Zhang, Junhong
    Li, Yi
    Gao, Liming
    Li, Ming
    [J]. JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2016, 27 (07) : 7460 - 7466
  • [42] Materials aspects to consider in the fabrication of through-silicon vias
    Burkett, S.
    Schaper, L.
    Rowbotham, T.
    Patel, J.
    Lam, T.
    Abhulimen, I. U.
    Boyt, D. D.
    Gordon, M.
    Cai, L.
    [J]. ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 261 - +
  • [43] Material Characterization and Failure Analysis of Through-Silicon Vias
    Wu, Chenglin
    Jiang, Tengfei
    Im, Jay
    Liechti, Kenneth M.
    Huang, Rui
    Ho, Paul S.
    [J]. 2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 312 - 316
  • [44] Thermally induced void growth in through-silicon vias
    Kong, Lay Wai
    Lloyd, James R.
    Rudack, Andrew C.
    Diebold, Alain C.
    [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2013, 12 (02):
  • [45] Electro-Thermal Characterization of Through-Silicon Vias
    Todri-Sanial, Aida
    [J]. 2014 15TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2014,
  • [46] Integrated experimental and computational approach for residual stress investigation near through-silicon vias
    Deluca, Marco
    Hammer, Rene
    Keckes, Jozef
    Kraft, Jochen
    Schrank, Franz
    Todt, Juraj
    Robach, Odile
    Micha, Jean- Sebastien
    Defregger, Stefan
    [J]. JOURNAL OF APPLIED PHYSICS, 2016, 120 (19)
  • [47] Fast Calculation of Electromagnetic Interference by Through-Silicon Vias
    Rong, Aosheng
    Cangellaris, Andreas C.
    Ling, Feng
    [J]. 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 2094 - 2098
  • [48] Double-Side Process and Reliability of Through-Silicon Vias for Passive Interposer Applications
    Chen, Qiao
    Liu, Xi
    Sundaram, Venkatesh
    Sitaraman, Suresh K.
    Tummala, Rao R.
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (04) : 1041 - 1048
  • [49] Modeling of Crosstalk Effects in Carbon Nanotube Based Differential Through-Silicon Via Array
    Pan, Jin-Wei
    Fu, Kai
    Cheng, Zi-Han
    Zhao, Wen-Sheng
    Wang, Gaofeng
    [J]. 2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [50] The growth of carbon nanotubes on electrically conductive ZrN support layers for through-silicon vias
    Vollebregt, Sten
    Banerjee, Sourish
    Tichelaar, Frans D.
    Ishihara, Ryoichi
    [J]. MICROELECTRONIC ENGINEERING, 2016, 156 : 126 - 130
12345