Partial TMR in FPGAs using Approximate Logic Circuits

被引：0

作者：

Sanchez-Clemente, A. ^{[1
]}

Entrena, L. ^{[1
]}

Garcia-Valderas, M. ^{[1
]}

机构：

[1] Univ Carlos III Madrid, Dept Elect Technol, Avda Univ 30, Leganes, Madrid, Spain

来源：

2015 15TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS) | 2015年

关键词：

Single Event Upset; Triple Modular Redundancy; FPGA; Approximate circuit; selective mitigation;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

TMR is a very effective technique to mitigate SEU effects in FPGAs, but it is often expensive in terms of FPGA resource utilization and power consumption. For certain applications, Partial TMR can be used to trade off the reliability with the cost of mitigation. In this work we propose a new approach to build Partial TMR circuits for FPGAs using approximate logic circuits. This approach is scalable, with a low granularity, and can provide an optimal balance between reliability and overheads. The proposed approach has been validated using fault injection.

引用

下载

页数：4

共 50 条

[41] Logic cloning based approximate signed multiplication circuits for FPGA
Kulkarni, Abhinav
Ouameur, Messaoud Ahmed
Massicotte, Daniel
MICROELECTRONICS JOURNAL, 2024, 145
[42] Fault Injection of TMR Open Source RISC-V Processors using Dynamic Partial Reconfiguration on SRAM-based FPGAs
Wilson, Andrew E.
Wirthlin, Michael
2021 IEEE SPACE COMPUTING CONFERENCE (SCC), 2021, : 1 - 8
[43] Evaluating Large Grain TMR and Selective Partial Reconfiguration for Soft Error Mitigation in SRAM-based FPGAs
Azambuja, Jose Rodrigo
Sousa, Fernando
Rosa, Lucas
Kastensmidt, Fernanda Lima
2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2009, : 101 - 106
[44] Using PLAs to design Universal Logic Modules in FPGAs
Lee, KK
Wong, DF
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E421 - E425
[45] An integrated system for logic controller implementation using FPGAs
Silva, Celso F.
Quintans, Carnilo
Lago, Jose M.
Mandado, Enrique
IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 2514 - +
[46] Logic synthesis for cellular architecture FPGAs using BDDs
Lee, GS
PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 253 - 258
[47] Efficient Design of Majority-Logic-Based Approximate Arithmetic Circuits
Chu, Zhufei
Shang, Chuanhe
Zhang, Tingting
Xia, Yinshui
Wang, Lunyao
Liu, Weiqiang
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (12) : 1827 - 1839
[48] Efficient Synthesis of Approximate Threshold Logic Circuits with an Error Rate Guarantee
Lai, Yung-An
Lin, Chia-Chun
Wu, Chia-Cheng
Chen, Yung-Chih
Wang, Chun-Yao
PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 773 - 778
[49] Approximate Similarity Search with FAISS Framework Using FPGAs on the Cloud
Danopoulos, Dimitrios
Kachris, Christoforos
Soudris, Dimitrios
EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2019, 2019, 11733 : 373 - 386
[50] Sensitivity evaluation of TMR-hardened circuits to multiple SEUs induced by alpha particles in commercial SRAM-based FPGAs
Manuzzato, A.
Rech, P.
Gerardin, S.
Paccagnella, A.
Sterpone, L.
Violante, M.
DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 79 - 86

← 1 2 3 4 5 →