Partial TMR in FPGAs using Approximate Logic Circuits

被引：0

作者：

Sanchez-Clemente, A. ^{[1
]}

Entrena, L. ^{[1
]}

Garcia-Valderas, M. ^{[1
]}

机构：

[1] Univ Carlos III Madrid, Dept Elect Technol, Avda Univ 30, Leganes, Madrid, Spain

来源：

2015 15TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS) | 2015年

关键词：

Single Event Upset; Triple Modular Redundancy; FPGA; Approximate circuit; selective mitigation;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

TMR is a very effective technique to mitigate SEU effects in FPGAs, but it is often expensive in terms of FPGA resource utilization and power consumption. For certain applications, Partial TMR can be used to trade off the reliability with the cost of mitigation. In this work we propose a new approach to build Partial TMR circuits for FPGAs using approximate logic circuits. This approach is scalable, with a low granularity, and can provide an optimal balance between reliability and overheads. The proposed approach has been validated using fault injection.

引用

下载

页数：4

共 50 条

[31] Error Mitigation Using Approximate Logic Circuits: A Comparison of Probabilistic and Evolutionary Approaches
Sanchez-Clemente, Antonio J.
Entrena, Luis
Hrbacek, Radek
Sekanina, Lukas
IEEE TRANSACTIONS ON RELIABILITY, 2016, 65 (04) : 1871 - 1883
[32] Digital Logic Introduction Using FPGAs
Petrescu, Ionel
Pavaloiu, Ionel-Bujorel
Dragoi, George
6TH INTERNATIONAL CONFERENCE EDU WORLD 2014: EDUCATION FACING CONTEMPORARY WORLD ISSUES, 2015, 180 : 1507 - 1513
[33] Design of Majority Logic Based Approximate Arithmetic Circuits
Labrado, Carson
Thapliyal, Himanshu
Lombardi, Fabrizio
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2122 - 2125
[34] Approximate Adder Circuits Using Clocked CMOS Adiabatic Logic (CCAL) for IoT Applications
Terrell, Cole
Thapliyal, Himanshu
2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2020, : 11 - 14
[35] Reducing soft error rate in logic circuits through approximate logic functions
Sierawski, Brian D.
Bhuva, Bharat L.
Massengill, Lloyd W.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3417 - 3421
[36] Exploring the use of approximate TMR to mask transient faults in logic with low area overhead
Gomes, Iuri A. C.
Martins, Mayler G. A.
Reis, Andre I.
Kastensmidt, Fernanda Lima
MICROELECTRONICS RELIABILITY, 2015, 55 (9-10) : 2072 - 2076
[37] Comparison of Dual-Rail and TMR Logic Cost Effectiveness and Suitability for FPGAs With Reconfigurable SEU Tolerance
Shuler, Robert L.
Bhuva, Bharat L.
O'Neill, Patrick M.
Gambles, Jody W.
Rezgui, Sana
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (01) : 214 - 219
[38] Securing Cryptographic Circuits by Exploiting Implementation Diversity and Partial Reconfiguration on FPGAs
Hettwer, Benjamin
Petersen, Johannes
Gehrer, Stefan
Neumann, Heike
Gueneysu, Tim
2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 260 - 263
[39] TOWARDS BOUNDED ERROR RECOVERY TIME IN FPGA-BASED TMR CIRCUITS USING DYNAMIC PARTIAL RECONFIGURATION
Cetin, Ediz
Diessel, Oliver
Gong, Lingkan
Lai, Victor
2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
[40] Learning Boolean Circuits from Examples for Approximate Logic Synthesis
Boroumand, Sina
Bouganis, Christos-Savvas
Constantinides, George A.
2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 524 - 529

← 1 2 3 4 5 →