Modeling of source-gated transistors in amorphous silicon

被引:11
|
作者
Balon, F [1 ]
Shannon, JM [1 ]
机构
[1] Univ Surrey, Adv Technol Inst, SEPS, Guildford GU2 7XH, Surrey, England
关键词
D O I
10.1149/1.1946507
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
The most important advantage of a source-gated transistor compared with a field-effect transistor (FET) is its low saturation voltage and high output impedance. Here we model a reverse biased gated Schottky barrier source in hydrogenated amorphous silicon and show good qualitative agreement between the calculated effect of source geometry and measurements. Furthermore, calculations of electron concentration profiles in the source show why the source-gated transistor in hydrogenated amorphous silicon is more stable than an equivalent FET. (c) 2005 The Electrochemical Society. All rights reserved.
引用
收藏
页码:G674 / G677
页数:4
相关论文
共 50 条
  • [21] Single-crystalline ZnO sheet Source-Gated Transistors
    A. S. Dahiya
    C. Opoku
    R. A. Sporea
    B. Sarvankumar
    G. Poulin-Vittrant
    F. Cayrel
    N. Camara
    D. Alquier
    Scientific Reports, 6
  • [22] Modes of Operation and Optimum Design for Application of Source-Gated Transistors
    Sporea, Radu A.
    Shannon, J. M.
    Silva, S. Ravi P.
    THIN FILM TRANSISTORS 11 (TFT 11), 2012, 50 (08): : 65 - 70
  • [23] Single-crystalline ZnO sheet Source-Gated Transistors
    Dahiya, A. S.
    Opoku, C.
    Sporea, R. A.
    Sarvankumar, B.
    Poulin-Vittrant, G.
    Cayrel, F.
    Camara, N.
    Alquier, D.
    SCIENTIFIC REPORTS, 2016, 6
  • [24] EFFECTS OF PROCESS VARIATIONS ON THE CURRENT IN SCHOTTKY BARRIER SOURCE-GATED TRANSISTORS
    Sporea, Radu A.
    Guo, Xiaojun
    Shannon, J. M.
    Silva, S. R. P.
    CAS: 2009 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2009, : 413 - 416
  • [25] Source-gated transistors for improved current-mode pixel drivers
    Sporea, R. A.
    Shannon, J. M.
    Silva, S. R. P.
    Guo, X.
    PROCEEDINGS OF CHINA DISPLAY/ASIA DISPLAY 2011, 2011, : 32 - 35
  • [26] Temperature dependence of the current in Schottky-barrier source-gated transistors
    Sporea, R. A.
    Overy, M.
    Shannon, J. M.
    Silva, S. R. P.
    JOURNAL OF APPLIED PHYSICS, 2015, 117 (18)
  • [27] Simulated operation and properties of source-gated thin-film transistors
    Lindner, T
    Paasch, G
    Scheinert, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (01) : 47 - 55
  • [28] Analysis of Schottky barrier source-gated transistors in a-Si:H
    Balon, F.
    Shannon, J. M.
    SOLID-STATE ELECTRONICS, 2006, 50 (03) : 378 - 383
  • [29] Temperature Effects in Complementary Inverters Made With Polysilicon Source-Gated Transistors
    Sporea, Radu A.
    Trainor, Michael
    Young, Nigel
    Shannon, John M.
    Silva, S. Ravi P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (05) : 1498 - 1503
  • [30] Intrinsic Gain in Self-Aligned Polysilicon Source-Gated Transistors
    Sporea, Radu A.
    Trainor, Michael J.
    Young, Nigel D.
    Shannon, John M.
    Silva, S. Ravi P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) : 2434 - 2439