Reliability of advanced high-k/metal-gate n-FET devices

被引:23
|
作者
Stathis, J. H. [1 ]
Wang, M. [2 ]
Zhao, K. [1 ]
机构
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Res Albany Nanotech, Albany, NY 12203 USA
关键词
DEGRADATION; STRESS;
D O I
10.1016/j.microrel.2010.07.017
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hot-carrier degradation and bias-temperature instability of FinFET and fully-depleted SOI devices with high-k gate dielectrics and metal gates are investigated. Thinner SOT results in increased hot-carrier degradation, which can be recovered by junction engineering. FinFETs with (1 1 0) Si active surfaces exhibit degradation of sub-threshold swing after hot carrier stress, indicating generation of interface states. The effect of duty cycle on bias-temperature instability modulates the quasi-steady-state trap occupancy over a broad distribution of electron trapping and de-trapping times. Only the deeper traps remain filled for low duty cycle, and shallower traps are emptied during (C) stress. 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1199 / 1202
页数:4
相关论文
共 50 条
  • [41] A New Variation Plot to Examine the Interfacial-dipole Induced Work-function Variation in Advanced High-k Metal-gate CMOS Devices
    Hsieh, E. R.
    Wang, Y. D.
    Chung, Steve S.
    Ke, J. C.
    Yang, C. W.
    Hsu, S.
    2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
  • [42] DETRIMENTAL IMPACT OF TECHNOLOGICAL PROCESSES ON BTI RELIABILITY OF ADVANCED HIGH-K/METAL GATE STACKS
    Garros, X.
    Casse, M.
    Fenouillet-Beranger, C.
    Reimbold, G.
    Martin, F.
    Gaumer, C.
    Wiemer, C.
    Perego, M.
    Boulanger, F.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 362 - +
  • [43] 75nm damascene metal gate and High-k integration for advanced CMOS devices
    Guillaumot, B
    Garros, X
    Lime, F
    Oshima, K
    Tavel, B
    Chroboczek, JA
    Masson, P
    Truche, R
    Papon, AM
    Martin, F
    Damlencourt, JF
    Maitrejean, S
    Rivoire, M
    Leroux, C
    Cristoloveanu, S
    Ghibaudo, G
    Autran, JL
    Skotnicki, T
    Deleonibus, S
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 355 - 358
  • [44] Statistical Simulation of Metal-Gate Work-function Fluctuation in High-κ/Metal-Gate Devices
    Yu, Chia-Hui
    Han, Ming-Hung
    Cheng, Hui-Wen
    Su, Zhong-Cheng
    Li, Yiming
    Watanabe, Hiroshi
    SISPAD 2010 - 15TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2010, : 153 - 156
  • [45] Intel Ivy Bridge Unveiled - The First Commercial Tri-Gate, High-k, Metal-Gate CPU
    James, Dick
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [46] A Method of Extracting Metal-Gate High-k Material Parameters Featuring Electron Gate Tunneling Current Transition
    Hsu, Chih-Yu
    Chang, Hua-Gang
    Chen, Ming-Jer
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (04) : 953 - 959
  • [47] CHARACTERIZATION OF SILC AND ITS END-OF-LIFE RELIABILITY ASSESSMENT ON 45NM HIGH-K AND METAL-GATE TECHNOLOGY
    Pae, S.
    Ghani, T.
    Hattendorf, M.
    Hicks, J.
    Jopling, J.
    Maiz, J.
    Mistry, K.
    O'Donnell, J.
    Prasad, C.
    Wiedemer, J.
    Xu, J.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 499 - +
  • [48] Study of High-k/Metal-Gate Work Function Variation in FinFET: The Modified RGG Concept
    Nam, Hyohyun
    Shin, Changhwan
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (12) : 1560 - 1562
  • [49] Study of High-k/Metal-Gate Work-Function Variation Using Rayleigh Distribution
    Nam, Hyohyun
    Shin, Changhwan
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (04) : 532 - 534
  • [50] Voltage Ramp Stress for Bias Temperature Instability Testing of Metal-Gate/High-k Stacks
    Kerber, Andreas
    Krishnan, Siddarth A.
    Cartier, Eduard Albert
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (12) : 1347 - 1349