Reliability of advanced high-k/metal-gate n-FET devices

被引:23
|
作者
Stathis, J. H. [1 ]
Wang, M. [2 ]
Zhao, K. [1 ]
机构
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
[2] IBM Res Albany Nanotech, Albany, NY 12203 USA
关键词
DEGRADATION; STRESS;
D O I
10.1016/j.microrel.2010.07.017
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hot-carrier degradation and bias-temperature instability of FinFET and fully-depleted SOI devices with high-k gate dielectrics and metal gates are investigated. Thinner SOT results in increased hot-carrier degradation, which can be recovered by junction engineering. FinFETs with (1 1 0) Si active surfaces exhibit degradation of sub-threshold swing after hot carrier stress, indicating generation of interface states. The effect of duty cycle on bias-temperature instability modulates the quasi-steady-state trap occupancy over a broad distribution of electron trapping and de-trapping times. Only the deeper traps remain filled for low duty cycle, and shallower traps are emptied during (C) stress. 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1199 / 1202
页数:4
相关论文
共 50 条
  • [31] Sub-1nm EOT scaling for high-k/metal-gate stacks
    Heyns, M
    Schram, T
    Ragnarsson, LÅ
    De Gendt, S
    Kerber, A
    SOLID STATE TECHNOLOGY, 2004, 47 (07) : 22 - +
  • [32] Halo Profile Engineering to Reduce Vt Fluctuation in High-K/Metal-Gate nMOSFET
    Chen, W-Y
    Yu, T-H
    Ohtou, Tetsu
    Sheu, Y-M
    Wu, Jeff
    Liu, Cheewee
    SISPAD 2010 - 15TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2010, : 145 - 148
  • [33] Characteristics of n-type SB-MOSFETs manufactured by using a metal-gate & a high-K dielectric
    Park, Byoungchul
    Lee, Hi-Deok
    Kim, Yarkyeon
    Jang, Moongyu
    Choi, Cheljong
    Jun, Myungsim
    Kim, Taeyoub
    Lee, Seongjae
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2007, 50 (03) : 893 - 896
  • [34] Analysis of the Impact of Interfacial Oxide Thickness Variation on Metal-Gate High-K Circuits
    Cho, Minki
    Maitra, Kingsuk
    Mukhopadhyay, Saibal
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 285 - +
  • [35] Flat-band voltage shift in metal-gate/high-k/Si stacks
    Huang An-Ping
    Zheng Xiao-Hu
    Xiao Zhi-Song
    Yang Zhi-Chao
    Wang Mei
    Chu, Paul K.
    Yang Xiao-Dong
    CHINESE PHYSICS B, 2011, 20 (09)
  • [36] Guidelines to improve mobility performances and BTI reliability of advanced High-K/Metal gate stacks
    Garros, X.
    Casse, M.
    Reimbold, G.
    Martin, F.
    Leroux, C.
    Fanton, A.
    Renault, O.
    Cosnier, V.
    Boulanger, F.
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 55 - +
  • [37] Measurement and Analysis of Parasitic Capacitance in FinFETs with high-k dielectrics and metal-gate stack
    Dixit, Abhisek
    Bandhyopadhyay, Anirban
    Collaert, Nadine
    De Meyer, Kristin
    Jurczak, Malgorzata
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 253 - +
  • [38] High-K Metal-Gate Nanowire Junctionless FinFET with Nickel Silicide by Microwave Annealing
    Tsai, Wan-Ting
    Lin, Yu-Hsien
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 6, 2016, 72 (04): : 239 - 242
  • [39] Flat-band voltage shift in metal-gate/high-k/Si stacks
    黄安平
    郑晓虎
    肖志松
    杨智超
    王玫
    朱剑豪
    杨晓东
    Chinese Physics B, 2011, 20 (09) : 389 - 399
  • [40] High-K Metal-Gate PMOS FinFET Threshold Voltage Tuning with Aluminum Implantation
    Rao, K. V.
    Ngai, T.
    Hobbs, C.
    Rodgers, M.
    Vivekanand, S.
    Chavva, V.
    Khaja, F.
    Henry, T.
    Shim, K. H.
    Kirsch, P.
    Jammy, R.
    ION IMPLANTATION TECHNOLOGY 2012, 2012, 1496 : 38 - 41