Integrated circuit packaging review with an emphasis on 3D packaging

被引:65
|
作者
Lancaster, Austin [1 ]
Keswani, Manish [1 ]
机构
[1] Univ Arizona, Dept Mat Sci & Engn, Tucson, AZ 85721 USA
关键词
Integrated circuit packaging; 3D packaging; Chip stacking; Package processing; Package functions; THROUGH-SILICON; FLIP-CHIP; COPPER; TECHNOLOGY; CHALLENGES; ELECTRODEPOSITION; INTERCONNECTION; RELIABILITY; DENSITY; NICKEL;
D O I
10.1016/j.vlsi.2017.09.008
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An introduction to the exciting and continuously growing topic of IC packaging is presented herein. This review starts with a beginner's level introduction to microelectronic packaging and its essential functions. These functions include environmental protection, mechanical stability, thermal management, and electrical connection. Important methods and process techniques for satisfying these essential functions are included. Knowledge of this material is important to understand the history and advancements of packaging technology. The history is reviewed in the context of technology advancement drivers and how they have ultimately led to 3D packaging. 3D packaging is the modern milestone in packaging technology, and it is described in detail. 3D packaging technology poses many advantageous but there are also serious design challenges to "overcome. 3D packaging architecture, advantages, processing, and current challenges become the focus in the second half of this paper.
引用
收藏
页码:204 / 212
页数:9
相关论文
共 50 条
  • [31] Excimer laser applications in integrated circuit packaging
    Lu, YF
    Hong, MH
    Chan, DSH
    Low, TS
    ADVANCED LASER PROCESSING OF MATERIALS - FUNDAMENTALS AND APPLICATIONS, 1996, 397 : 323 - 328
  • [32] Reliability Evaluation of Fan-Out Type 3D Packaging-On-Packaging
    Wang, Pao-Hsiung
    Huang, Yu-Wei
    Chiang, Kuo-Ning
    MICROMACHINES, 2021, 12 (03) : 1 - 14
  • [33] 3D packaging technology for vision CMOS VLSI: Review and performance evaluation
    Bermak, A
    Bouzerdoum, A
    Eshraghian, K
    ELECTRONICS AND STRUCTURES FOR MEMS, 1999, 3891 : 248 - 256
  • [34] One-Sided Directional Slot Antenna with Impedance Matching Circuit for 3D Packaging
    Kanaya, Haruichi
    Iizasa, Naoto
    Oda, Tomoki
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 734 - 737
  • [35] Some issues for microsystem packaging in plastic and 3D
    Morrissey, A
    Kelly, G
    Alderman, J
    Barrett, J
    Lyden, C
    O'Rourke, L
    MICROELECTRONICS JOURNAL, 1998, 29 (09) : 645 - 650
  • [36] Wafer Warpage Simulation and Correction for 3D Packaging
    Chen, Xinpeng
    Li, Baoxia
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [37] Materials for 3D Packaging of Electronic and Optoelectronic Systems
    Volkan H. Ozguz
    James Yamaguchi
    MRS Bulletin, 2003, 28 : 35 - 40
  • [38] TSV Interposer Fabrication for 3D IC Packaging
    Rao, Vempati Srinivasa
    Wee, Ho Soon
    Vincent, Lee Wen Sheng
    Yu, Li Hong
    Ebin, Liao
    Nagarajan, Ranganathan
    Chong, Chai Tai
    Zhang, Xiaowu
    Damaruganath, Pinjala
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 431 - 437
  • [39] 3D packaging/interconnects technology life cycle
    Strandjord, Andrew J.G.
    Advancing Microelectronics, 2014, 41 (03): : 4 - 5
  • [40] IC Packaging: 3D IC Technology and Methods
    Kumar, Adesh
    Verma, Gaurav
    Nath, Vijay
    Choudhury, Sushabhan
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON NANO-ELECTRONICS, CIRCUITS & COMMUNICATION SYSTEMS, 2017, 403 : 303 - 317