The reliability issues on ASIC/memory integration by SiP (System-in-Package) technology

被引：0
|
作者：
Song, YH [1 ]
Kim, SG [1 ]
Rhee, KJ [1 ]
Cho, DS [1 ]
Kim, TS [1 ]
机构：
[1] SAMSUNG Elect Co Ltd, Syst LSI Div, Device Solut Network Business, ASIC Dev Team,ASIC Design PJ, Yongin, Kyunggi Do, South Korea
来源：
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2003年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
When integrating more than one chip in a package using so-called SiP (System-In-Package) technology, the size reduction rate is approximately 30similar to60% compared to the identical PCB (Printed Circuit Board). In this paper, we review the advantages of using SiP first, and then some of the reliability issues are discussed including leakage current, test, EMI (Electromagnetic Interference), EOS (Electrical Over Stress) and latch-up related to using SiP. Solutions to these reliabilities are proposed in this paper.
引用
收藏
页码：7 / 10
页数：4
相关论文
共 50 条
  • [41] Interfacial reliability analysis and structural optimization of System-in-Package modules
    Huang, Sixin
    Long, Haohui
    Li, Jianhui
    Shen, Rilin
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [42] Prediction of Board Level Reliability of Drop Test for System-in-Package
    Yamada, Eiichi
    Amagai, Masazumi
    IEEE 9TH VLSI PACKAGING WORKSHOP IN JAPAN, 2008, : 53 - 56
  • [43] Thermal camera for System-in-Package (SiP) technology: Transient thermal analysis based on FPGA and Finite Element Method (FEM)
    Oukaira, Aziz
    Said, Dhaou
    Mellal, Idir
    Ettahri, Ouafaa
    Zbitou, Jamal
    Lakhssassi, Ahmed
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 172
  • [44] A System-in-Package (SiP) With Mounted Input Capacitors for Reduced Parasitic Inductances in a Voltage Regulator
    Hashimoto, Takayuki
    Kawashima, Tetsuya
    Uno, Tomoaki
    Akiyama, Noboru
    Matsuura, Nobuyoshi
    Akagi, Hirofumi
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (03) : 731 - 740
  • [45] A reliability assessment methodology of system-in-package based virtual qualification
    Guan, Shukai
    Wan, Bo
    Zhong, Jingyang
    Fu, Guicui
    Wang, Xiangfen
    MICROELECTRONICS RELIABILITY, 2023, 150
  • [46] A Review of System-in-Package Technologies: Application and Reliability of Advanced Packaging
    Wang, Haoyu
    Ma, Jianshe
    Yang, Yide
    Gong, Mali
    Wang, Qinheng
    MICROMACHINES, 2023, 14 (06)
  • [47] Studies on Reliability of a 3D System-in-Package Device
    Xi, Jia
    Lin, Kun
    Xiao, Fei
    Sun, Xiaofeng
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 1033 - +
  • [48] Investigation of Key Technologies for System-in-Package Integration of Inertial MEMS
    Marenco, N.
    Reinert, W.
    Warnat, S.
    Lange, P.
    Gruenzig, S.
    Allegato, G.
    Hillmann, G.
    Kostner, H.
    Gal, W.
    Guadagnuolo, S.
    Conte, A.
    Malecki, K.
    Friedel, K.
    DTIP 2009: SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS, 2009, : 35 - +
  • [49] Effective low-frequency EMI conformal shielding for system-in-package (SiP) modules
    Kuo, Hung-Chun
    Kuo, Chih-Wen
    Wang, Chen-Chao
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2023, 65 (07) : 1892 - 1897
  • [50] Effects of TSVs (through-silicon vias) on thermal performances of 3D IC integration system-in-package (SiP)
    Lau, John H.
    Yue, Tang Gong
    MICROELECTRONICS RELIABILITY, 2012, 52 (11) : 2660 - 2669
12345