Improvement of high-voltage junction termination extension (JTE) by an optimized profile of lateral doping (VLD)

被引：6
|
作者：
Ronsisvalle, C. [1 ]
Enea, V. [1 ]
机构：
[1] STMicroelectronics, IMS R&D, I-95127 Catania, Italy
来源：
MICROELECTRONICS RELIABILITY | 2010年 / 50卷 / 9-11期
关键词：
D O I：
10.1016/j.microrel.2010.07.078
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The planar edge termination technique of junction termination extension (JTE) was investigated and optimized by using a two-dimensional device simulator. Particular attention was paid to achieve the least electrical field at the silicon/oxide interface of JTE region in order to decrease the surface charges sensitivity and then the reliability of the structure. (C) 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码：1773 / 1777
页数：5
相关论文
共 50 条
  • [1] Lateral high-voltage devices using an optimized variational lateral doping
    Chen, XB
    Mawby, PA
    Salama, CAT
    Towers, MS
    Zeng, J
    Board, K
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1996, 80 (03) : 449 - 459
  • [2] Numerical simulation on high-voltage multiple-zone junction termination extension(MZ-JTE) by using boundary element method (BEM)
    [J]. Liang, Sujun, 1600, (21):
  • [3] Design and optimization of junction termination extension (JTE) for 4H-SiC high voltage Schottky diodes
    Mahajan, A
    Skromme, BJ
    [J]. SOLID-STATE ELECTRONICS, 2005, 49 (06) : 945 - 955
  • [4] Application of BEM to high-voltage junction termination
    Wu, ZL
    Gao, YM
    Luo, JS
    Hou, X
    Chen, GF
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (10) : 1218 - 1225
  • [5] Realizing high-voltage junction isolated LDMOS transistors with variation in lateral doping
    Hardikar, S
    Tadikonda, R
    Green, DW
    Vershinin, KV
    Narayanan, EMS
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (12) : 2223 - 2228
  • [6] Grayscale Junction Termination for High-Voltage SiC Devices
    Imhoff, Eugene
    Kub, Fritz
    Hobart, Karl
    [J]. SILICON CARBIDE AND RELATED MATERIALS 2008, 2009, 615-617 : 691 - 694
  • [7] Junction Termination Extension Implementing Drive-in Diffusion of Boron for High-Voltage SiC Devices
    Bolotnikov, Alexander V.
    Muzykov, Peter G.
    Zhang, Qingchun
    Agarwal, A. K.
    Sudarshan, T. S.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (08) : 1930 - 1935
  • [8] High-Voltage 4H-SiC Thyristors With a Graded Etched Junction Termination Extension
    Paques, Gontran
    Scharnholz, Sigo
    Dheilly, Nicolas
    Planson, Dominique
    De Doncker, Rik W.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (10) : 1421 - 1423
  • [9] High-Voltage 4H-SiC PiN Diodes With Etched Junction Termination Extension
    Ghandi, Reza
    Buono, Benedetto
    Domeij, Martin
    Malm, Gunnar
    Zetterling, Carl-Mikael
    Ostling, Mikael
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (11) : 1170 - 1172
  • [10] Design and experimental verification of a novel high-reliability variation of lateral doping (VLD) termination
    Guo, Xiao
    Ren, Min
    Zhang, Xin
    Zheng, Fang
    Liu, Siwei
    Zhou, Jianyu
    Zheng, Haowen
    Ma, Rongyao
    Li, Zehong
    Zhang, Bo
    [J]. Semiconductor Science and Technology, 2024, 39 (11)
12345