High-throughput, area-efficient hardware architecture of CABAC-Binarization for UHD applications

被引:4
|
作者
Nagaraju, Mamidi [1 ]
Gupta, Santosh Kumar [1 ]
Bhadauria, Vijaya [1 ]
机构
[1] Motilal Nehru Natl Inst Technol Allahabad, Dept Elect & Commun Engn, Prayagraj 211004, India
关键词
Entropy Coding; Binarization; High-Efficiency Video Coding (HEVC); Versatile Video Coding (VVC); Application Specific Integrated Circuit (ASIC); Field Programmable Gate Array (FPGA); Ultra-High-Definition (UHD); Context-Adaptive Binary Arithmetic Coding (CABAC); ENCODER;
D O I
10.1016/j.mejo.2022.105425
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Video compression imposes a high throughput requirement on the latest video encoders (HEVC and VVC), and CABAC is primarily used entropy method in such applications. Binarization is first and vital sub-block of CABAC that requires high throughput and better performance. A high-throughput and area-efficient Binarization has been proposed in this work. A parallel processing hardware architecture is used, which processes five input symbols per clock cycle and probability estimation to obtain high throughput. The resource sharing technique is used to optimize the utilization of hardware resources. Further, a pairing-SEs scheme and storage buffers have been incorporated in the data path for better performance. The Binarization architecture is designed in Verilog HDL and verified on Artix-7 FPGA. It is also implemented on ASIC using 90 nm technology. The proposed design achieved a maximum throughput of 3.14 Gbin/s at 282 MHz and consumed considerably low hardware area as compared to other architectures. The proposed Binarization is adaptive, scalable, and versatile in functionality.
引用
收藏
页数:19
相关论文
共 50 条
  • [1] Energy- and area-efficient deinterleaving architecture for high-throughput wireless applications
    Wellig, A
    Zory, J
    Wehn, N
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 218 - 227
  • [2] Area Efficient and High Throughput CABAC Encoder Architecture for HEVC
    Vizzotto, Bruno
    Mazui, Volnei
    Bampi, Sergio
    [J]. 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 572 - 575
  • [3] High-Throughput Area-Efficient Processor for Cryptography
    HUO Yuanhong
    LIU Dake
    [J]. Chinese Journal of Electronics, 2017, 26 (03) : 514 - 521
  • [4] High-Throughput Area-Efficient Processor for Cryptography
    Huo Yuanhong
    Liu Dake
    [J]. CHINESE JOURNAL OF ELECTRONICS, 2017, 26 (03) : 514 - 521
  • [5] An Area-Efficient and High Throughput Hardware Implementation of Exponent Function
    Hussain, Muhammad Awais
    Lin, Shung-Wei
    Tsai, Tsung-Han
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 3369 - 3372
  • [6] Area-efficient high-throughput MAP decoder architectures
    Lee, SJ
    Shanbhag, NR
    Singer, AC
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (08) : 921 - 933
  • [7] High-throughput CABAC codec architecture for HEVC
    Choi, Yongseok
    Choi, Jongbum
    [J]. ELECTRONICS LETTERS, 2013, 49 (18) : 1145 - 1146
  • [8] Area-efficient high-throughput VLSI architecture for map-based turbo equalizer
    Lee, SJ
    Shanbhag, NR
    Singer, AC
    [J]. SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 87 - 92
  • [9] A High-throughput, Area-efficient Hardware Accelerator for Adaptive Deblocking Filter in H.264/AVC
    Nadeem, Muhammad
    Wong, Stephan
    Kuzmanov, Georgi
    Shabbir, Ahsan
    [J]. 2009 IEEE/ACM/IFIP 7TH WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2009, : 18 - +
  • [10] Area-efficient high-throughput parallel scramblers using generalized algorithms
    Tang, Yun-Ching
    Chen, JianWei
    Lin, Hongchin
    [J]. IEICE ELECTRONICS EXPRESS, 2013, 10 (23):