RF Transconductor Linearization Technique Robust to Process, Voltage and Temperature Variations

被引：0

作者：

Subramaniyan, Harish Kundur ^{[1
]}

Klumperink, Eric A. M. ^{[1
]}

Nauta, Bram ^{[1
]}

Venkatesh, Srinivasan ^{[2
]}

Kiaei, Ali ^{[3
]}

机构：

[1] Univ Twente, IC Design Grp, Enschede, Netherlands

[2] Texas Instruments Inc, Dallas, TX USA

[3] Texas Instruments Inc, Santa Clara, CA USA

来源：

2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC) | 2014年

关键词：

CMOS; Software-defined Radio; Receiver; Linearity; Transconductor; Transconductor Figure-of-Merit; PVT; robust circuit design;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new reconfigurable linearized low noise transconductance amplifier (LNTA) design for a software-defined radio receiver is presented. The transconductor design aims at realizing high linearity at RF in a way that is robust for Process, Voltage and Temperature variations. It exploits resistive degeneration in combination with a floating battery by-pass circuit and replica biasing to improve IIP3 in a robust way. The LNTA with current domain mixer is implemented in a 45nm CMOS process. Compared to an inverter based LNTA with the same transconductance, it improves PIIP3 from 2 dBm to a robust PIIP3 of 8 dBm at the cost of 67% increase in power consumption.

引用

页码：333 / 336

页数：4

共 50 条

[1] RF Transconductor Linearization Robust to Process, Voltage and Temperature Variations
Subramaniyan, Harish Kundur
Klumperink, Eric A. M.
Srinivasan, Venkatesh
Kiaei, Ali
Nauta, Bram
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (11) : 2591 - 2602
[2] A Linearization Technique for a Transconductor Using Vertical Bipolar Junction Transistors in a CMOS Process
Kwon, Kuduck
Nam, Ilku
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (01) : 195 - 203
[3] Process and temperature robust voltage multiplier design for RF energy harvesting
Yuan, J. S.
Bi, Y.
MICROELECTRONICS RELIABILITY, 2015, 55 (01) : 107 - 113
[4] A yield improvement technique in severe process, voltage, and temperature variations and extreme voltage scaling
Radfar, Mohsen
Singh, Jack
MICROELECTRONICS RELIABILITY, 2014, 54 (12) : 2813 - 2823
[5] A CMOS high-frequency and low-voltage tunable positive transconductor with a improved linearization technique
del Pozo, J. M. Garcia
Martinez, P. A.
Otin, A.
Medrano, N.
2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 150 - 153
[6] A New Linearization Technique Using a CCII Doublet Transconductor in CMOS Technology
Bozomitu, R. G.
Cehan, Vl
ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 445 - 448
[7] A tunable transconductor with temperature and process immunity
Bonteanu, Gabriel
Cracan, Arcadie
Bozomitu, Radu Gabriel
2018 IEEE 24TH INTERNATIONAL SYMPOSIUM FOR DESIGN AND TECHNOLOGY IN ELECTRONIC PACKAGING (SIITME), 2018, : 251 - 254
[8] A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell
Islam, A.
Hasan, Mohd.
MICROELECTRONICS RELIABILITY, 2012, 52 (02) : 405 - 411
[9] NOVEL LINEARIZATION TECHNIQUE FOR IMPLEMENTING LARGE-SIGNAL MOS TUNABLE TRANSCONDUCTOR
WANG, Z
ELECTRONICS LETTERS, 1990, 26 (02) : 138 - 139
[10] Low-power, high-linearity transconductor with a high tolerance for process and temperature variations
Zhao, Jing
Sun, Yichuang
Nie, Guigen
Simpson, Oluyomi
Xu, Weilin
IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (08) : 1295 - 1304

← 1 2 3 4 5 →