Sparse transformations and preconditioners for 3-D capacitance extraction

被引:0
|
作者
Yan, S [1 ]
Sarin, V
Shi, WP
机构
[1] Texas A&M Univ, Dept Elect Engn, College Stn, TX 77843 USA
[2] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
关键词
boundary element method; capacitance extraction; iterative method; parasitic extraction; preconditioning;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Three-dimensional (3-D) capacitance-extraction algorithms are important due to their high accuracy. However, the current 3-D algorithms are slow and thus their application is limited. In this paper, we present a novel method,to significantly speed up capacitance-extraction algorithms based on boundary element methods (BEMs), under uniform and multiple dielectrics. The n x n coefficient matrix in the BEM is dense, even when approximated with the fast multipole method or hierarchical-refinement method, where n is the number of panels needed to discretize the conductor surfaces and dielectric interfaces. As a result, effective preconditioners are hard to obtain and iterative solvers converge slowly. In this paper, we introduce a linear transformation to convert the n x n dense coefficient matrix into a sparse matrix with O (n) nonzero entries, and then use incomplete factorization to produce a very effective preconditioner. For the k X k bus-crossing benchmark, our method requires at most four iterations, whereas previous best methods such as FastCap and HiCap require 10-20 iterations. As a result, our algorithm is up to 70 times faster than FastCap and up to 2 times faster than HiCap on these benchmarks. Additional experiments illustrate that our method consistently outperforms previous best methods by a large magnitude on complex industrial problems with multiple dielectrics.
引用
收藏
页码:1420 / 1426
页数:7
相关论文
共 50 条
  • [31] TSV Capacitance Aware 3-D Floorplanning
    Ahmed, Mohammad A.
    Chrzanowska-Jeske, M.
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [32] Capacitance extraction of 3-D conductor systems in dielectric media with high-permittivity ratios
    Tausch, J
    White, J
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1999, 47 (01) : 18 - 26
  • [33] Efficient 3-D capacitance extraction considering lossy substrate with multilayered Green's function
    Ye, Zuochang
    Yu, Wenjian
    Yu, Zhiping
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (05) : 2128 - 2137
  • [34] An efficient preconditioning scheme for fast hierarchical method in 3-D capacitance extraction of IC interconnect
    Ding, Wen
    Wang, Gaofeng
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1190 - 1192
  • [35] An efficient algorithm for 3-D interconnect capacitance extraction considering the floating dummy-fills
    Yu, WJ
    Zhang, MS
    Wang, ZY
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1038 - 1041
  • [36] ICCAP: A linear time sparse transformation and reordering algorithm for 3D BEM capacitance extraction
    Jiang, R
    Chang, YH
    Chen, CCP
    42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 163 - 166
  • [37] Inference of surfaces, 3-D curves, and junctions from sparse 3-D data
    Guy, G
    Medioni, G
    IMAGE UNDERSTANDING WORKSHOP, 1996 PROCEEDINGS, VOLS I AND II, 1996, : 1041 - 1050
  • [38] A NOTE ON CONSTRUCTION OF PRECONDITIONERS IN SOLVING 3-D ELLIPTIC PROBLEMS BY SUBSTRUCTURING
    VASSILEVSKI, PS
    PETROVA, SI
    DOKLADI NA BOLGARSKATA AKADEMIYA NA NAUKITE, 1988, 41 (07): : 33 - 36
  • [39] Sparse 3-D NoCs with Inductive Coupling
    Koibuchi, Michihiro
    Leong, Lambert
    Totoki, Tomohiro
    Niwa, Naoya
    Matsutani, Hiroki
    Amano, Hideharu
    Casanova, Henri
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [40] 3-D IC Interconnect Capacitance Extraction Using Dual Discrete Geometric Methods With Prism Elements
    Xu, Xiaoyu
    Ren, Zhuoxiang
    Qu, Hui
    Ren, Dan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1524 - 1534