共 50 条
- [23] Comparative study of parallel algorithms for 3-D capacitance extraction on distributed memory multiprocessors 2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 133 - 138
- [24] Training Better CNN Models for 3-D Capacitance Extraction with Neural Architecture Search 2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
- [26] MULTIPOLE-ACCELERATED CAPACITANCE EXTRACTION ALGORITHMS FOR 3-D STRUCTURES WITH MULTIPLE DIELECTRICS IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1992, 39 (11): : 946 - 954
- [28] Novel dimension-reduction technique for the capacitance extraction of 3-D VLSI interconnects IEEE Trans Microwave Theory Tech, 8 (1037-1043):
- [29] Preconditioning matrix for fast hierarchical method in 3-D capacitance extraction of IC interconnect 2007 4TH INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY PROCEEDING: EMC 2007, 2007, : 532 - +
- [30] Efficient equation organization for 3-D multi-dielectric parasitic capacitance extraction Qinghua Daxue Xuebao/Journal of Tsinghua University, 2002, 42 (01): : 72 - 75