Testing systems on a chip

被引:68
|
作者
Chandramouli, R [1 ]
Pateras, S [1 ]
机构
[1] LOGICVIS INC, SYST BIST, SAN JOSE, CA USA
关键词
D O I
10.1109/6.542274
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
[No abstract available]
引用
收藏
页码:42 / 47
页数:6
相关论文
共 50 条
  • [1] Testing methodologies for embedded systems and systems-on-chip
    Yang, LT
    Muzio, J
    [J]. EMBEDDED SOFTWARE AND SYSTEMS, 2005, 3605 : 15 - 24
  • [2] Testing of core-based systems-on-a-chip
    Ravi, S
    Lakshminarayana, G
    Jha, NK
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (03) : 426 - 439
  • [3] Multilayer based lab-on-a-chip-systems for substance testing
    Sonntag, Frank
    Gruenzner, Stefan
    Schmieder, Florian
    Busek, Mathias
    Klotzbach, Udo
    Franke, Volker
    [J]. LASER-BASED MICRO- AND NANOPROCESSING IX, 2015, 9351
  • [4] ON-CHIP AND FUNCTIONAL TESTING SPEARHEAD ATTACK ON VLSI SYSTEMS
    LYMAN, J
    COMERFORD, RW
    [J]. ELECTRONICS, 1982, 55 (22): : 100 - 104
  • [5] SYSTEMS ALLOW FULL-SPEED, ON-CHIP TESTING
    MCLEOD, J
    [J]. ELECTRONICS-US, 1993, 66 (20): : 8 - 8
  • [6] A hybrid test compression technique for efficient testing of systems-on-a-chip
    El-Maleh, AH
    [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 599 - 602
  • [7] Delay fault testing of core-based systems-on-a-chip
    Xu, Q
    Nicolici, N
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 744 - 749
  • [8] Body-on-a-Chip Systems for Animal-free Toxicity Testing
    Mahler, Gretchen J.
    Esch, Mandy B.
    Stokol, Tracy
    Hickman, James J.
    Shuler, Michael L.
    [J]. ATLA-ALTERNATIVES TO LABORATORY ANIMALS, 2016, 44 (05): : 469 - 478
  • [9] Testing the monster chip
    Zorian, Y
    [J]. IEEE SPECTRUM, 1999, 36 (07) : 54 - 60
  • [10] A geometric-primitives-based compression scheme for testing systems-on-a-chip
    El-Maleh, A
    al Zahir, S
    Khan, E
    [J]. 19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 54 - 59