SimEvents Based High Level Early Design Space Exploration and Modeling of a 3D Network on Chip

被引：0

作者：

Mediouni, Nejib ^{[1
]}

Ben Abid, Samir ^{[1
]}

Kallel, Oussama ^{[1
]}

Hasnaoui, Salem ^{[1
]}

机构：

[1] Univ Tunis El Manar, Natl Engn Sch Tunis, Commun Syst Lab SysCom, Tunis, Tunisia

来源：

2015 10TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT) | 2015年

关键词：

NoC; 3D NoC; Discrete Event Simulation; SimEvents;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The transition from 2D to 3D Network on Chips is have recently gained momentum with research effort targeted to solving the different implementation issues. The planification and design space exploration for 3D NoCs, intuitively harder than for 2D NoCs, calls for more flexible and powerful simulation tools. The Matlab ecosystem is appropriate for the implementation of such simulation systems. In this paper, we present the simulation of a model of a mesh 4x4x3 3D NoC using SimEvents, a Discrete Event Simulation accessible through Mathworks Simulink. The performance of the whole NoC is measured for the whole network, and for the side, corner, and middle nodes.

引用

页码：157 / 158

页数：2

共 50 条

[1] Design Space Exploration of 3D Network-on-Chip: A Sensitivity-based Optimization Approach
Lee, Dongjin
Das, Sourav
Kim, Dae Hyun
Doppa, Janardhan Rao
Pande, Partha Pratim
[J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (03)
[2] Design exploration for network on chip based FPGAs: 2D and 3D tiles to router interface
Salaheldin, Alaa
Mostafa, Hassan
Soliman, Ahmed M.
[J]. MICROELECTRONICS JOURNAL, 2019, 88 : 47 - 55
[3] A Simulation Environment for Design Space Exploration for Asymmetric 3D-Network-on-Chip
Joseph, Jan Moritz
Wrieden, Sven
Blochwitz, Christopher
Garcia-Oritz, Alberto
Pionteck, Thilo
[J]. 2016 11TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2016,
[4] A Flexible Network-on-Chip Simulator for Early Design Space Exploration
Grecu, Cristian
Ivanov, Andre
Saleh, Resve
Rusu, Claudia
Anghel, Lorena
[J]. 2008 1ST MICROSYSTEMS AND NANOELECTRONICS RESEARCH CONFERENCE, 2008, : 33 - +
[5] Design of 3D Optical Network on Chip
Gu, Huaxi
Xu, Jiang
[J]. 2009 SYMPOSIUM ON PHOTONICS AND OPTOELECTRONICS (SOPO 2009), 2009, : 771 - 774
[6] A System-Level Exploration Flow for Optical Network on Chip (ONoC) in 3D MPSoC
Le Beux, Sebastien
Nicolescu, Gabriela
Bois, Guy
Paulin, Pierre
[J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3613 - 3616
[7] Design Space Exploration for 3D Integrated Circuits
Xie, Yuan
Ma, Yuchun
[J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2309 - +
[8] Design space exploration on heterogeneous network-on-chip
Cardoso, RS
Kreutz, ME
Carro, L
Susin, AA
[J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 428 - 431
[9] De Bruijn Graph based 3D Network on Chip Architecture Design
Chen, Yiou
Hu, Jianhao
Ling, Xiang
[J]. 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 986 - 990
[10] High Level Quantitative Interconnect Estimation for Early Design Space Exploration
Meeuws, Roel
Sigdel, Kamana
Yankova, Yana
Bertels, Koen
[J]. PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 317 - 320

← 1 2 3 4 5 →