Control System Design and Implementation by Using a 32-bit System-on-chip (I) Software Design

被引：0
|
作者：
Zhang, Yi [1 ]
Wang, Niu [1 ]
Haddad, Azzam
机构：
[1] Chongqing Univ, Fac Automat, Chongqing, Peoples R China
来源：
2010 INTERNATIONAL CONFERENCE ON MANAGEMENT SCIENCE AND ENGINEERING (MSE 2010), VOL 2 | 2010年
关键词：
System-on-chip (SoC); Control System Processing; 32-bit arithmetic; targeted processors approach; delta canonic structure;
D O I：
暂无
中图分类号：
C93 [管理学]; O22 [运筹学];
学科分类号：
070105 ; 12 ; 1201 ; 1202 ; 120202 ;
摘要：
This study addresses the software framework of control system processing based on the modified delta canonic structure for System-on-chip(SoC) that is being developed for adaptive, high-performance, embedded real-time control applications. To accomplish the software design of control system processing for SoC, the targeted processors approach is used to convert the conventional control law to the modified delta canonic structure, in which the 32-bit numerical format of variables in form of state space expression was established against the typical 27-bit. Based on the comparative experiment data between continuous control system and digital control system, it is concluded the software design for SoC has more accuracy to describe the continuous control system by using the targeted processors approach.
引用
收藏
页码：34 / 37
页数：4
相关论文
共 50 条
  • [1] Control System Design and Implementation by Using a 32-bit System-on-chip (II) Hardware Design
    Zhang, Yi
    2010 INTERNATIONAL CONFERENCE ON MANAGEMENT SCIENCE AND ENGINEERING (MSE 2010), VOL 2, 2010, : 38 - 40
  • [2] System-on-Chip Design and Implementation
    Brackenbury, Linda E. M.
    Plana, Luis A.
    Pepper, Jeffrey
    IEEE TRANSACTIONS ON EDUCATION, 2010, 53 (02) : 272 - 281
  • [3] A Flexible Debugger for a RISC-V Based 32-bit System-on-Chip
    Ramirez, Wilmer
    Sarmiento, Marco
    Roa, Elkim
    2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
  • [4] EDN - LEADING THE WAY IN 32-BIT SYSTEM-DESIGN
    LEGG, G
    EDN, 1985, 30 (21) : 55 - 55
  • [5] CERCIS: A video codec system-on-chip design and implementation
    Shen, Zheng
    He, Hu
    Zhang, Yanjun
    Sun, Yihe
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2009, 49 (08): : 1219 - 1223
  • [6] Design and Implementation of an OpenRISC System-on-Chip with an Encryption Peripheral
    Akcay, Latif
    Tukel, Mehmet
    Ors, Berna
    2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
  • [7] SpiNNaker: Design and Implementation of a GALS Multicore System-on-Chip
    Plana, Luis A.
    Clark, David
    Davidson, Simon
    Furber, Steve
    Garside, Jim
    Painkras, Eustace
    Pepper, Jeffrey
    Temple, Steve
    Bainbridge, John
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2011, 7 (04)
  • [8] Design and Implementation of 32-Bit Adders Using Various Full Adders
    Maurya, K. Anirudh Kumar
    Lakshmanna, Y. Rama
    Sindhuri, K. Bala
    Kumar, N. Udaya
    2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [9] A Novel Design and Implementation of 32-Bit Hybrid ALU
    Shirol, Suhas B.
    Ramakrishna, S.
    Shettar, Rajashekar B.
    COMPUTING AND NETWORK SUSTAINABILITY, 2019, 75
  • [10] Design, Implementation and Verification of 32-Bit ALU with VIO
    Devi, Dharmavaram Asha
    Sugun, Sai L.
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 495 - 499
12345