A 1.2-GS/s 8-bit Two-Step SAR ADC in 65-nm CMOS with Passive Residue Transfer

被引：0

作者：

Huang, Hai ^{[1
]}

Du, Ling ^{[1
,2
]}

Chiu, Yun ^{[1
]}

机构：

[1] Univ Texas Dallas, Analog & Mixed Signal Lab, Texas Analog Ctr Excellence, Richardson, TX 75080 USA

[2] Univ Elect Sci & Technol China, Chengdu, Sichuan, Peoples R China

来源：

2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC) | 2015年

关键词：

2b-1b/cycle; passive residue transfer; SAR ADC; two-step;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A hybrid 2b-1b/cycle, two-step asynchronous SAR ADC exploiting the passive residue transfer technique is reported in this paper. The removal of the residue amplifier results in much savings in the time and power consumed for the residue transfer process. Moreover, the 2b-1b/cycle conversion scheme assisted by the asynchronous time allocation during the bit cycles further enhances the conversion speed. Fabricated in a 65-nm CMOS process, the prototype ADC measured an SNDR of 43.7 dB and an SFDR of 58.1 dB for a near Nyquist input. The total power consumption of the ADC is 5.0 mW and the achieved FoM is 35 fJ/conversion-step, all measured at a sample rate of 1.2 GS/s.

引用

页码：221 / 224

页数：4

共 50 条

[41] A 1.5GS/s 6bit 2bit/Step Asynchronous Time Interleaved SAR ADC in 65nm CMOS
Wang, Zhaorui
Chen, Yong
Qian, He
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 121 - 125
[42] An 8-Bit 4-GS/s 120-mW CMOS ADC
Wei, Hegong
Zhang, Peng
Sahoo, Bibhu Datta
Razavi, Behzad
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
[43] A 8-bit 2Gs/s flash ADC in 0.18μm CMOS
Li, Qizhang
Li, Zheying
2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 693 - 698
[44] A single-channel 8-bit 660 MS/s asynchronous SAR ADC with pre-settling procedure in 65 nm CMOS
Zhu, Zhangming
Liu, Minjie
Wang, Qiyu
Yang, Yintang
MICROELECTRONICS JOURNAL, 2014, 45 (07) : 880 - 885
[45] A 0.4-V Subnanowatt 8-Bit1-kS/s SAR ADC in 65-nm CMOS for Wireless Sensor Applications
Harikumar, Prakash
Wikner, J. Jacob
Alvandpour, Atila
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (08) : 743 - 747
[46] A 6-bit, 1-GS/s, 9.9-mW, Interpolated Subranging ADC in 65-nm CMOS
Danjo, Takumi
Yoshioka, Masato
Isogai, Masayuki
Hoshino, Masanori
Tsukamoto, Sanroku
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (03) : 673 - 682
[47] A 5-11 GHz 8-bit Precision Passive True-Time Delay 65-nm CMOS Technology
Song, Jeong-Moon
Park, Jung-Dong
IEEE ACCESS, 2022, 10 : 18456 - 18462
[48] A Miniature 2 mW 4 bit 1.2 GS/s Delay-Line-Based ADC in 65 nm CMOS
Tousi, Yahya M.
Afshari, Ehsan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (10) : 2312 - 2325
[49] A 2.56-GS/s 12-bit 8x-Interleaved ADC With 156.6-dB FoMS in 65-nm CMOS
Fang, Liang
Wen, Xianshan
Fu, Tao
Wang, Guanhua
Miryala, Sandeep
Liu, Tiehui Ted
Gui, Ping
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (02) : 123 - 133
[50] A 10 bit 90 MS/s SAR ADC in a 65 nm CMOS Technology
Digel, Johannes
Groezing, Markus
Berroth, Manfred
2016 IEEE 16TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2016, : 110 - 112

← 1 2 3 4 5 →