Poly-Si/TiN/Mo/HfO2 gate stack etching in high-density plasmas

被引:6
|
作者
Luere, O. [1 ]
Pargon, E. [1 ]
Vallier, L. [1 ]
Joubert, O. [1 ]
机构
[1] CNRS LTM, Lab Technol Microelect, F-38054 Grenoble 09, France
来源
关键词
RAY PHOTOELECTRON-SPECTROSCOPY; SILICON GATES; FLUOROCARBON; HBR/CL-2/O-2; CHEMISTRIES; METAL; HFO2;
D O I
10.1116/1.3533939
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Plasma etching of thin Mo layer integrated in a poly-Si/TiN/Mo/HfO2 gate stack is investigated using various halogen based plasma chemistries. Preliminary studies of Mo film etching show that SF6/Ar, HBr/O-2, and Cl-2/O-2 plasmas lead to spontaneous chemical etching of the molybdenum layer through the formation of volatile MoFX, MoOXClY, or MoOXBrY by-products, while Mo etching in Cl-2 and SF6/CH2F2 plasmas requires the assistance of the ion bombardment. High Mo:HfO2 selectivity can be tuned in HBr/O-2 and Cl-2/O-2 plasmas as a function of O-2 concentration in the gas mixture and bias power, while SF6/CH2F2/Ar plasma leads to the formation of HfF residues. Subsequent patterning studies of the poly-Si/TiN/Mo/HfO2 gate stack show that HBr/O-2 plasmas are the most promising to achieve anisotropic Mo etching without impacting the poly-Si/TiN sidewalls while keeping identical dense and isolated gate profiles. All results indicate that the gate etch anisotropy is driven by the redeposition and subsequent oxidation of MoOBrX etch by-products on the pattern sidewalls. The O-2 concentration in the plasma gas phase controls the passivation layer thickness. (C) 2011 American Vacuum Society. [DOI: 10.1116/1.3533939]
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Origin of tensile stress in the Si substrate induced by TiN/HfO2 metal gate/high-k dielectric gate stack
    Wang, J. G.
    Kim, Jiyoung
    Kang, Chang Yong
    Lee, Byoung Hun
    Jammy, Raj
    Choi, Rino
    Kim, M. J.
    APPLIED PHYSICS LETTERS, 2008, 93 (16)
  • [22] Charge trapping in SiO2/HfO2/TiN gate stack
    Lime, F
    Ghibaudo, G
    Guillaumot, B
    MICROELECTRONICS RELIABILITY, 2003, 43 (9-11) : 1445 - 1448
  • [23] Performance and reliability of ultra thin CVD HfO2 gate dielectrics with dual poly-Si gate electrodes
    Lee, SJ
    Luan, HF
    Lee, CH
    Jeon, TS
    Bai, WP
    Senzaki, Y
    Roberts, D
    Kwong, DL
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 133 - 134
  • [24] Fabrication Technique for pMOSFET poly-Si/TaN/TiN/HfSiAlON Gate Stack
    Li, Yongliang
    Xu, Qiuxia
    Wang, Wenwu
    Zhang, Jing
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2018, 7 (10) : P537 - P540
  • [25] HfO2/HfSixOy high-K gate stack with very low leakage current for low-power poly-Si gated CMOS application
    Yang, CW
    Fang, YK
    Chen, SF
    Wang, MF
    Hou, TH
    Lin, YM
    Yao, LG
    Chen, SC
    Liang, MS
    ELECTRONICS LETTERS, 2003, 39 (08) : 692 - 694
  • [26] High-Performance Poly-Si Nanowire Thin-Film Transistors Using the HfO2 Gate Dielectric
    Lee, Chen-Ming
    Tsui, Bing-Yue
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (03) : 327 - 329
  • [27] Electrical characterization and design optimization of FinFETs with a TiN/HfO2 gate stack
    Tsormpatzoglou, A.
    Tassis, D. H.
    Dimitriadis, C. A.
    Mouis, M.
    Ghibaudo, G.
    Collaert, N.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (12)
  • [28] High quality HfO2 film and its applications in novel Poly-Si devices
    Ng, KL
    Zhan, N
    Poon, MC
    Kok, CW
    Chan, M
    Wong, H
    SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 91 - 96
  • [29] Defects responsible for the Fermi level pinning in n+ poly-Si/HfO2 gate stacks
    Ryu, Byungki
    Chang, K. J.
    APPLIED PHYSICS LETTERS, 2010, 97 (24)
  • [30] Fermi-Level Pinning at the Poly-Si/HfO2 Interface
    Jung, Ranju
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2009, 55 (06) : 2501 - 2504