Defects responsible for the Fermi level pinning in n+ poly-Si/HfO2 gate stacks

被引:6
|
作者
Ryu, Byungki [1 ]
Chang, K. J. [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Phys, Taejon 305701, South Korea
基金
新加坡国家研究基金会;
关键词
OXIDE INTERFACE; ELECTRON-GAS; HFO2; PSEUDOPOTENTIALS; ENERGY;
D O I
10.1063/1.3527929
中图分类号
O59 [应用物理学];
学科分类号
摘要
Based on density functional calculations, we propose a defect model that can explain flat band voltage shifts, especially in n(+) poly-Si/HfO2 gate stacks. For two interface structures, with Si electrodes on top of crystalline and amorphous HfO2, we find the formation of O-vacancies at the interface, which exhibit weak Si-Si dimer bonds and low formation energies, very different from those in the oxide. Due to weak dimer bonds, charge trap levels lie near the Si conduction band edge, leading to the Fermi level pinning and flat band voltage shifts in n(+) poly-Si gate electrodes. (C) 2010 American Institute of Physics. [doi:10.1063/1.3527929]
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Fermi-Level Pinning at the Poly-Si/HfO2 Interface
    Jung, Ranju
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2009, 55 (06) : 2501 - 2504
  • [2] Fermi level pinning by defects in HfO2-metal gate stacks
    Robertson, J.
    Sharia, O.
    Demkov, A. A.
    APPLIED PHYSICS LETTERS, 2007, 91 (13)
  • [3] Impact of Si impurities in HfO2:: Threshold voltage problems in poly-Si/HfO2 gate stacks
    Kim, Dae Yeon
    Kang, Joongoo
    Chang, K. J.
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2006, 48 (06) : 1628 - 1632
  • [4] Fluorine passivation in gate stacks of poly-Si/TaN/HfO2 (and HfSiON/HfO2)/Si through gate ion implantation
    Zhang, M. H.
    Zhu, F.
    Kim, H. S.
    Ok, I. J.
    Lee, Jack C.
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (03) : 195 - 197
  • [5] Interfacial reactions in a HfO2/TiN/poly-Si gate stack
    MacKenzie, M.
    Craven, A. J.
    McComb, D. W.
    De Gendt, S.
    APPLIED PHYSICS LETTERS, 2006, 88 (19)
  • [6] Comprehensive Demonstration and Physical Origin of HfO2 Gate Stacks: Band Alignment, VFB Shift and Fermi Level Pinning
    Wang, X. L.
    Wang, W. W.
    Han, K.
    Zhang, J.
    Xiang, J. J.
    Ma, X. L.
    Yang, H.
    Chen, D. P.
    Ye, T. C.
    DIELECTRICS FOR NANOSYSTEMS 5: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING -AND-TUTORIALS IN NANOTECHNOLOGY: MORE THAN MOORE - BEYOND CMOS EMERGING MATERIALS AND DEVICES, 2012, 45 (03): : 119 - 135
  • [7] Deep-submicronCMOS process integration of HfO2 gate dielectric with poly-Si gate
    Lu, Q
    Lin, R
    Takeuchi, H
    King, TJ
    Hu, CM
    Onishi, K
    Choi, R
    Kang, CS
    Lee, JC
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 377 - 380
  • [8] Band alignments and defect levels in Si-HfO2 gate stacks:: Oxygen vacancy and Fermi-level pinning
    Broqvist, Peter
    Alkauskas, Audrius
    Pasquarello, Alfredo
    APPLIED PHYSICS LETTERS, 2008, 92 (13)
  • [9] High quality ultra thin CVD HfO2 gate stack with poly-Si gate electrode
    Lee, SJ
    Luan, HF
    Bai, WP
    Lee, CH
    Jeon, TS
    Senzaki, Y
    Roberts, D
    Kwong, DL
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 31 - 34
  • [10] Hot carrier reliability of n-MOSFET with ultra-thin HfO2 gate dielectric and poly-Si gate
    Lu, Q
    Takeuchi, H
    Lin, R
    King, TJ
    Hu, CM
    Onishi, K
    Choi, R
    Kang, CS
    Lee, JC
    40TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2002, : 429 - 430