Analysis of energy reduction on dynamic voltage scaling-enabled systems

被引:50
|
作者
Yuan, L [1 ]
Qu, G
机构
[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
[2] Univ Maryland, Inst Adv Comp Study, College Pk, MD 20742 USA
关键词
dynamic voltage scaling; low-power design; optimization; power minimization; scheduling;
D O I
10.1109/TCAD.2005.852658
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Dynamic voltage scaling (DVS) is a technique that varies the supply voltage and clock frequency, based on the computation load, to provide the desired performance with the minimal amount of energy consumption. It has been demonstrated as one of the most effective low-power system design techniques, particularly for real-time embedded systems. Most existing work are on two different system models that enable DVS: 1) the ideal DVS system that can change its operating voltage with no physical constraints; and 2) the multiple DVS system that has only a number of discrete voltages available. Although the ideal DVS system provides the theoretical lower bound on the system's energy consumption, it is the practicability of multiple DVS systems and the emergence of other DVS-enabled systems, which do not fit either model, that challenge system designers the following questions: Should DVS be implemented in the design or not? If so, how should DVS be implemented? In this paper, these questions are answered by studying the DVS-enabled systems that can vary the operating voltage dynamically under various real-life physical constraints. Based on the system's different behaviors during voltage transition, the optimistic feasible DVS system and the pessimistic feasible DVS system are defined. A mathematical model for each DVS-enabled system is built and their potential in energy reduction is analyzed. Finally, a secure wireless communication network with different DVS-enabled systems is simulated. The results show that DVS gives significant energy saving over system with fixed voltage. Interestingly, it is also observed that although multiple DVS system may consume more energy than the theoretical lower bound, the optimistic and pessimistic feasible DVS systems can achieve energy savings very close to the theoretical bound provided by the ideal DVS system.
引用
收藏
页码:1827 / 1837
页数:11
相关论文
共 50 条
  • [41] Reliability-Aware Dynamic Voltage Scaling for Energy-Constrained Real-Time Embedded Systems
    Zhao, Baoxian
    Aydin, Hakan
    Zhu, Dakai
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 633 - +
  • [42] An enhanced dynamic voltage scaling scheme for energy-efficient embedded real-time control systems
    Xia, Feng
    Sun, Youxian
    [J]. COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2006, PT 4, 2006, 3983 : 539 - 548
  • [43] Dynamic Voltage and Frequency Scaling as a Method for Reducing Energy Consumption in Ultra-Low-Power Embedded Systems
    Zidar, Josip
    Matic, Tomislav
    Aleksi, Ivan
    Hocenski, Zeljko
    [J]. ELECTRONICS, 2024, 13 (05)
  • [44] Dynamic Voltage and Frequency Scaling for Neuromorphic Many-Core Systems
    Hoeppner, Sebastian
    Yan, Yexin
    Vogginger, Bernhard
    Dixius, Andreas
    Partzsch, Johannes
    Neumaerker, Felix
    Hartmann, Stephan
    Schiefer, Stefan
    Scholze, Stefan
    Ellguth, Georg
    Cederstroem, Love
    Eberlein, Matthias
    Mayr, Christian
    Temple, Steve
    Plana, Luis
    Garside, Jim
    Davison, Simon
    Lester, David R.
    Furber, Steve
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
  • [45] Buffer constrained proactive dynamic voltage scaling for video decoding systems
    Akyol, Emrah
    van der Schaar, Mihaela
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-7, 2007, : 3273 - 3276
  • [46] Analysis of Dynamic Voltage/Frequency Scaling in Chip-Multiprocessors
    Herbert, Sebastian
    Marculescu, Diana
    [J]. ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 38 - 43
  • [47] Low power distributed embedded systems: Dynamic voltage scaling and synthesis
    Luo, J
    Jha, NK
    [J]. HIGH PERFORMANCE COMPUTING - HIPC 2002, PROCEEDINGS, 2002, 2552 : 679 - 692
  • [48] Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications
    Tadros, Ramy N.
    Hua, Weizhe
    Gibiluka, Matheus
    Moreira, Matheus T.
    Calazans, Ney L. V.
    Beerel, Peter A.
    [J]. 2016 22ND IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2016, : 11 - 18
  • [49] ADAPTIVE DELAY CORRECTION FOR RUNTIME VARIATION IN DYNAMIC VOLTAGE SCALING SYSTEMS
    Wolpert, David
    Ampadu, Paul
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (06) : 1111 - 1128
  • [50] Parametric Timing Analysis and Its Application to Dynamic Voltage Scaling
    Mohan, Sibin
    Mueller, Frank
    Root, Michael
    Hawkins, William
    Healy, Christopher
    Whalley, David
    Vivancos, Emilio
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2010, 10 (02)