Highly reliable Cu/low-k dual-damascene interconnect technology with hybrid (PAE/SiOC) dielectrics for 65nm-node high performance eDRAM

被引：33

作者：

Kajita, A ^{[1
]}

Usui, T ^{[1
]}

Yamada, M ^{[1
]}

Ogawa, E ^{[1
]}

Katata, T ^{[1
]}

Sakata, A ^{[1
]}

Miyajima, H ^{[1
]}

Kojima, A ^{[1
]}

Kanamura, R ^{[1
]}

Ohoka, Y ^{[1
]}

Kawashima, H ^{[1
]}

Tabuchi, K ^{[1
]}

Nagahata, K ^{[1
]}

Kato, Y ^{[1
]}

Hayashi, T ^{[1
]}

Kadomura, S ^{[1
]}

Shibata, H ^{[1
]}

机构：

[1] Toshiba Co Ltd, Semicond Co, SoC Res & Dev Ctr, Isogo Ku, Yokohama, Kanagawa 2358522, Japan

来源：

PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE | 2003年

关键词：

D O I：

10.1109/IITC.2003.1219697

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

100nm half-pitch Cu dual-damascene (DD) interconnects with low-k hybrid (PAE(k2.65)/SiOC(k2.5)/SiC(k3.5)) dielectrics have been successfully integrated for a 65nm-node high performance embedded DRAM. The hybrid-DD structure was fabricated by applying a hard mask process combined with Stacked Mask Process (S-MAP). Well-controlled DD profile of the hybrid structure can provide the advantage of void-less Cu fill, resulting from over-hang reduction of PVD barrier metal. Stress-induced voiding (SiV), which is becoming a more serious problem with down scaling of via-hole dimension was found to be drastically improved as compared with homogeneous-DD structures. Thermal cycle test (TCT) also shows no degradation of the wiring/via-hole properties. Moreover, the result of electromigration (EM) test shows a tight distribution of mean time to failure (MTF). The hybrid-DD structure can extend the PVD Cu filling process to 65nm-node Cu metallization with excellent reliability.

引用

页码：9 / 11

页数：3

共 50 条

[31] Highly reliable, 65 nm-node Cu dual damascene interconnects with full porous-SiOCH (k=2.5) films for low-power ASICs
Ueki, M
Narihiro, M
Ohtake, H
Tagami, M
Tada, M
Ito, F
Harada, Y
Abe, M
Inoue, N
Arai, K
Takeuchi, T
Saito, S
Onodera, T
Furutake, N
Hiroi, M
Sekine, M
Hayashi, Y
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 60 - 61
[32] Plasma-etching technology with in situ etched-surface modification for highly reliable low-k/Cu dual Damascene interconnects
Ohtake, H
Saito, S
Tada, M
Onodera, T
Hayashi, Y
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (04) : 672 - 680
[33] Formation of Highly Reliable Cu/Low-k Interconnects by Using CVD Co Barrier in Dual Damascene Structures
Jung, Hye Kyung
Lee, Hyun-Bae
Tsukasa, Matsuda
Jung, Eunji
Yun, Jong-Ho
Lee, Jong Myeong
Choi, Gil-Heyun
Choi, Siyoung
Chung, Chilhee
2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
[34] 56nm-pitch Low-k/Cu Dual-Damascene Interconnects Integration with Sidewall Image Transfer (SIT) Patterning Scheme
Tagami, M.
Shimada, K.
Yin, Y.
Ishikawa, M.
Waskiewicz, C.
Chen, S-T.
Shobha, H.
Soda, E.
Saulnier, N.
Arnold, J. C.
Colburn, M.
Usui, T.
Spooner, T.
2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
[35] Electromigration and stress voiding of Cu/low-k semiconductor interconnects-65 nm interconnect technology and beyond
He, Xiaoling
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2007, 2 (02) : 115 - 139
[36] Effective Cu surface pre-treatment for high-reliable 22 nm-node Cu dual damascene interconnects with high plasma resistant ultra low-k dielectric (k=2.2)
Ito, F.
Shobha, H.
Tagami, M.
Nogami, T.
Cohen, S.
Ostrovski, Y.
Molis, S.
Maloney, K.
Femiak, J.
Protzman, J.
Pinto, T.
Ryan, E. T.
Madan, A.
Hu, C. -K.
Spooner, T.
MICROELECTRONIC ENGINEERING, 2012, 92 : 62 - 66
[37] Copper die bumps (first level interconnect) and low-k dielectrics in 65nm high volume manufacturing
Yeoh, Andrew
Chang, Margherita
Pelto, Christopher
Huang, Tzuen-Luh
Balakrishnan, Sridhar
Leatherman, Gerald
Agraharam, Sairam
Wang, Guotao
Wang, Zhiyong
Chiang, Daniel
Stover, Patrick
Brandenburger, Peter
56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1611 - +
[38] A 45nm high performance bulk logic platform technology (CMOS6) using ultra high NA(1.07) immersion lithography with hybrid dual-damascene structure and porous low-k BEOL
Nii, H.
Sanuki, T.
Okayama, Y.
Ota, K.
Iwarnoto, T.
Fujimaki, T.
Kimura, T.
Watanabe, R.
Komoda, T.
Eiho, A.
Aikawa, K.
Yamaguchi, H.
Morimoto, R.
Ohshima, K.
Yokoyama, T.
Matsumoto, T.
Hachimine, K.
Sogo, Y.
Shino, S.
Kanai, S.
Yamazaki, T.
Takahashi, S.
Maeda, H.
Iwata, T.
Ohno, K.
Takegawa, Y.
Oishi, A.
Togo, M.
Fukasaku, K.
Takasu, Y.
Yamasaki, H.
Inokuma, H.
Matsuo, K.
Sato, T.
Nakazawa, M.
Katagiri, T.
Nakazawa, K.
Shinyama, T.
Tetsuka, T.
Fujita, S.
Kagawa, Y.
Nagaoka, K.
Muramatsu, S.
Iwasa, S.
Mimotogi, S.
Yoshida, K.
Sunouchi, K.
Iwai, M.
Saito, M.
Ikeda, M.
2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 419 - +
[39] Highly stable partial body tied SOICMOS technology with Cu interconnect and low-K dielectric for high performance microprocessor
Kim, YW
Oh, CB
Kang, HS
Oh, MH
Yoo, SH
Chung, MK
Kim, BS
Suh, KP
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 119 - 120
[40] High-current characterization of dual-damascene copper interconnects in SiO2- and low-k interlevel dielectrics for advanced CMOS semiconductor technologies
Voldman, S
Gauthier, R
Morrisseau, K
Hargrove, M
McGahay, V
Gross, V
1999 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 37TH ANNUAL, 1999, : 144 - 153

← 1 2 3 4 5 →