Highly reliable Cu/low-k dual-damascene interconnect technology with hybrid (PAE/SiOC) dielectrics for 65nm-node high performance eDRAM

被引：33

作者：

Kajita, A ^{[1
]}

Usui, T ^{[1
]}

Yamada, M ^{[1
]}

Ogawa, E ^{[1
]}

Katata, T ^{[1
]}

Sakata, A ^{[1
]}

Miyajima, H ^{[1
]}

Kojima, A ^{[1
]}

Kanamura, R ^{[1
]}

Ohoka, Y ^{[1
]}

Kawashima, H ^{[1
]}

Tabuchi, K ^{[1
]}

Nagahata, K ^{[1
]}

Kato, Y ^{[1
]}

Hayashi, T ^{[1
]}

Kadomura, S ^{[1
]}

Shibata, H ^{[1
]}

机构：

[1] Toshiba Co Ltd, Semicond Co, SoC Res & Dev Ctr, Isogo Ku, Yokohama, Kanagawa 2358522, Japan

来源：

PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE | 2003年

关键词：

D O I：

10.1109/IITC.2003.1219697

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

100nm half-pitch Cu dual-damascene (DD) interconnects with low-k hybrid (PAE(k2.65)/SiOC(k2.5)/SiC(k3.5)) dielectrics have been successfully integrated for a 65nm-node high performance embedded DRAM. The hybrid-DD structure was fabricated by applying a hard mask process combined with Stacked Mask Process (S-MAP). Well-controlled DD profile of the hybrid structure can provide the advantage of void-less Cu fill, resulting from over-hang reduction of PVD barrier metal. Stress-induced voiding (SiV), which is becoming a more serious problem with down scaling of via-hole dimension was found to be drastically improved as compared with homogeneous-DD structures. Thermal cycle test (TCT) also shows no degradation of the wiring/via-hole properties. Moreover, the result of electromigration (EM) test shows a tight distribution of mean time to failure (MTF). The hybrid-DD structure can extend the PVD Cu filling process to 65nm-node Cu metallization with excellent reliability.

引用

页码：9 / 11

页数：3

共 50 条

[1] Integration of Cu/low-k Dual-Damascene Interconnects with a Porous PAE/SiOC Hybrid Structure for 65nm-node High Performance eDRAM
Kanamura, R. (Rvuichi.Kanamura@in.sonv.com), 1600, (Institute of Electrical and Electronics Engineers Inc.):
[2] Novel wet cleaning process for 65nm node Cu low-k dual-damascene interconnects with PAE SiOC hybrid structure
Muramatsu, M
Ohoka, Y
Kanamura, R
Iwamoto, H
Matsumura, T
Takase, K
Tsunashima, Y
Kadomura, S
ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 645 - 649
[3] Advanced low-k SiOC/SiC integration in cu dual damascene interconnect for 65nm node SoC technology
Matsuura, M
Goto, K
Matsumoto, M
Miura, N
Furusawa, T
Andatsu, A
Yonekura, K
Chibahara, H
Ohsaki, A
ADVANCED METALLIZATION CONFERENCE 2003 (AMC 2003), 2004, : 165 - 171
[4] 65nm-node low-k/Cu interconnect in "Asuka" project - Porous low-k for manufacturing
Kobayashi, N
ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 3 - 14
[5] Process technology to improve integration stability for Cu/Low-k (SiOC/FSG hybrid) dual-damascene interconnects
Oh, HS
Hah, SR
Chung, JH
Wee, YJ
Park, DG
Lee, JW
Kang, KH
Chung, JS
Lee, KW
Lee, SG
Song, WS
Park, KM
ADVANCED METALLIZATION CONFERENCE 2003 (AMC 2003), 2004, : 141 - 146
[6] Highly manufacturable Cu/Low-k dual damascene process integration for 65nm technology node
Lee, KW
Shin, HJ
Hwang, JW
Nam, SW
Moon, YJ
Wee, YJ
Kim, IG
Park, KJ
Kim, JH
Lee, SJ
Park, KK
Kang, HK
Suh, KP
PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 57 - 59
[7] Low-K Breakdown Improvement in 65nm Dual-Damascene Cu Process
Wang, Qi
Gan, Howard
Zhao, Linlin
Zheng, Kevin
Bei, Emily
Ning, Jay
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1316 - 1319
[8] High performance ultra low-k (k=2.0/keff=2.4) hybrid Dielectrics/Cu dual-damascene interconnects with selective barrier layer for 32 nm-node
Hayashi, Yumi
Tsumura, Kazumichi
Shimada, Miyoko
Watanabe, Kei
Miyajima, Hideshi
Usui, Takamasa
Shibata, Hideki
ADVANCED METALLIZATION CONFERENCE 2006 (AMC 2006), 2007, : 263 - 268
[9] High performance ultra low-k (k=2.0/keff=2.4)/Cu dual-damascene interconnect technology with self-formed MnSixOy barrier layer for 32 nm-node
Usui, T.
Tsumura, K.
Nasu, H.
Hayashi, Y.
Minamihaba, G.
Toyoda, H.
Ito, S.
Miyajima, H.
Watanabe, K.
Shimada, M.
Kojima, A.
Uozumi, Y.
Shibata, H.
PROCEEDINGS OF THE IEEE 2006 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2006, : 216 - +
[10] A manufacturable Copper/low-k SiOC/SiCN process technology for 90nm-node high performance eDRAM
Higashi, K
Nakamura, N
Miyajima, H
Satoh, S
Kojima, A
Abe, J
Nagahata, K
Tatsumi, T
Tabuchi, K
Hasegawa, T
Kawashima, H
Arakawa, S
Matsunaga, N
Shibata, H
PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 15 - 17

← 1 2 3 4 5 →