MULTI-CORE COMPUTING UNIT FOR ARTIFICIAL NEURAL NETWORKS IN FPGA CHIP

被引:0
|
作者
Bohrn, Marek [1 ]
Fujcik, Lukas [1 ]
机构
[1] Brno Univ Technol, Dept Microelect, Brno, Czech Republic
关键词
Artificial neural networks; Computation acceleration; FPGA; VHDL; Spartan-3;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This article describes a design and features of a multi-core unit for performing computing operations required for artificial neural network functioning. Its purpose is to speed up computing operations of the neural network. The number of computing cores can be altered as needed to achieve the required performance. VHDL language has been used to build this module. It has been optimized for the Spartan-3 family FPGA chips from Xilinx. These chips are favorable because of their low price and a high number of on-chip multipliers and block memory units. Spartan-3 chips facilitate parallel computing operations within neural networks to a very high level and thus help to achieve high computing power.
引用
收藏
页码:149 / 152
页数:4
相关论文
共 50 条
  • [1] Artificial Neural Network Emulation on NOC based Multi-Core FPGA Platform
    Mand, Nowshad Painda
    Robino, Francesco
    Oberg, Johnny
    [J]. 2012 NORCHIP, 2012,
  • [2] Application of Multi-core Parallel Computing in FPGA Placement
    Huang, Bohu
    Zhang, Haibin
    [J]. 2013 2ND INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION AND MEASUREMENT, SENSOR NETWORK AND AUTOMATION (IMSNA), 2013, : 884 - 889
  • [3] A shared matrix unit for a chip multi-core processor
    Soliman, Mostafa I.
    Al-Junaid, Abdulmajid F.
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2013, 73 (08) : 1146 - 1156
  • [4] A Network-on-Chip for Radiation Tolerant, Multi-core FPGA Systems
    Hogan, Justin A.
    Weber, Raymond J.
    LaMeres, Brock J.
    [J]. 2014 IEEE AEROSPACE CONFERENCE, 2014,
  • [5] Flexible Reconfigurable On-chip Networks for Multi-core SoCs
    Oveis-Gharan, Masoud
    Khan, Gul N.
    [J]. HEART 2018: PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON HIGHLY-EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, 2018,
  • [6] Neural networks within multi-core optic fibers
    Cohen, Eyal
    Malka, Dror
    Shemer, Amir
    Shahmoon, Asaf
    Zalevsky, Zeev
    London, Michael
    [J]. SCIENTIFIC REPORTS, 2016, 6
  • [7] Neural networks within multi-core optic fibers
    Eyal Cohen
    Dror Malka
    Amir Shemer
    Asaf Shahmoon
    Zeev Zalevsky
    Michael London
    [J]. Scientific Reports, 6
  • [8] A Multi-Core Learning algorithm for Boolean neural networks
    Wang, D
    Chaudhari, NS
    [J]. PROCEEDINGS OF THE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS 2003, VOLS 1-4, 2003, : 450 - 455
  • [9] A mixed parallel neural networks computing unit implemented in FPGA
    Ma, XB
    Jin, LW
    Shen, DS
    Yin, JX
    [J]. PROCEEDINGS OF 2003 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS & SIGNAL PROCESSING, PROCEEDINGS, VOLS 1 AND 2, 2003, : 324 - 327
  • [10] Research on Multi-core Collaborative Computing for FWP Image Processing Algorithm by FPGA
    Deng, Yaohua
    Liu, Guixiong
    Han, Wei
    Fang, Ziwei
    Wu, Liming
    Liao, Qingfu
    [J]. FRONTIERS OF MANUFACTURING SCIENCE AND MEASURING TECHNOLOGY, PTS 1-3, 2011, 230-232 : 1340 - +