Study of chip strength due to backside grinding on wafer

被引:0
|
作者
Chen, SL [1 ]
Tsai, CZ
Hung, KC
Wu, EB
机构
[1] Natl Taiwan Univ, Inst Appl Mech, Taipei 106, Taiwan
[2] Macronix Int Co Ltd, Hsinchu 300, Taiwan
关键词
chip strength; weak region on wafer; backside grinding; grinding mark;
D O I
10.1080/02533839.2005.9671056
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The strength distribution of semiconductor chips on a wafer was studied for this paper using the three-point bending test method that complies with ASTM standard E855. It was found from thousands of testing results that a weak region in a wafer always exists when the wafer has been thinned by mechanical backside grinding method. This weak region was distributed in two sectorial regions 45 degrees wide and symmetric to the wafer center. The averaged chip strength in the weak region was found to be at least 30% lower than the averaged chip strength of the whole wafer, and was independent of chip aspect ratio, metallization, diameter of the wafer, and the equipment that the backside grinding process used. The existence of the weak region was due to the grinding mark produced by the equipment, and was physically explained by the experimental results in this study. This weak region was able to be eliminated by using either plasma etching or polishing after the mechanical backside grinding,
引用
收藏
页码:859 / 866
页数:8
相关论文
共 50 条
  • [41] Wafer Level High Temperature Reliability Study by Backside Probing f or a 50um Thin TSV Wafer
    Premachandran, C. S.
    Ranjan, Rakesh
    Agarwal, Rahul
    Fui, Yap Sing
    Paliwoda, Peter
    Sarasvathi, Thangaraju
    Arfa, Gondal
    Patrick, Justison
    Iyer, Natarajan Mahadeva
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 2144 - 2148
  • [42] Wafer level backside emission microscopy: dynamics and effects
    Chiang, CL
    MICROELECTRONICS RELIABILITY, 1999, 39 (05) : 695 - 708
  • [43] Failure analysis of wafer using backside OBIC method
    Ito, Seigo
    Monma, Hideo
    Microelectronics Reliability, 1998, 38 (6-8): : 993 - 996
  • [44] A Numerical Study on Heat Flow and Load Distribution During Chip to Wafer or Wafer to Wafer Bonding in Vacuum
    Malecki, Krzysztof
    Pikur, Lukasz
    Falat, Tomasz
    Bock, Gernot
    Hillmann, Gerhard
    Sigl, Alfred
    Marenco, Norman
    Friedel, Kazimierz
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 18 - +
  • [45] Feasibility Study of Wafer-Level Backside Process for InP-Based ICs
    Tsutsumi, Takuya
    Hamada, Hiroshi
    Sano, Kimikazu
    Ida, Minoru
    Matsuzaki, Hideaki
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (09) : 3771 - 3776
  • [46] Wafer level backside emission microscopy: sample preparation
    Chiang, CL
    MICROELECTRONICS RELIABILITY, 1999, 39 (05) : 709 - 714
  • [47] Productivity improvement in the wafer backside cleaning before exposure
    Nishikido, S.
    Kitano, T.
    Tokunaga, Y.
    Strobl, Marlene
    Lin, Yu Chen
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVI, 2009, 7273
  • [48] Study on Grinding Performance of Soft Abrasive Wheel for Silicon Wafer
    Kang, Renke
    Gao, Shang
    Jin, Zhuji
    Guo, Dongming
    ADVANCES IN GRINDING AND ABRASIVE TECHNOLOGY XV, 2009, 416 : 529 - 534
  • [49] Wet-Chemical Silicon Wafer Thinning Process for High Chip Strength
    Yoshikawa, Kazuhiro
    Miyazaki, Takumi
    Watanabe, Naoya
    Aoyagi, Masahiro
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 2, 2012, 45 (06): : 141 - 150
  • [50] Failure analysis of wafer using backside OBIC method
    Ito, S
    Monma, H
    MICROELECTRONICS AND RELIABILITY, 1998, 38 (6-8): : 993 - 996