Study of chip strength due to backside grinding on wafer

被引:0
|
作者
Chen, SL [1 ]
Tsai, CZ
Hung, KC
Wu, EB
机构
[1] Natl Taiwan Univ, Inst Appl Mech, Taipei 106, Taiwan
[2] Macronix Int Co Ltd, Hsinchu 300, Taiwan
关键词
chip strength; weak region on wafer; backside grinding; grinding mark;
D O I
10.1080/02533839.2005.9671056
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The strength distribution of semiconductor chips on a wafer was studied for this paper using the three-point bending test method that complies with ASTM standard E855. It was found from thousands of testing results that a weak region in a wafer always exists when the wafer has been thinned by mechanical backside grinding method. This weak region was distributed in two sectorial regions 45 degrees wide and symmetric to the wafer center. The averaged chip strength in the weak region was found to be at least 30% lower than the averaged chip strength of the whole wafer, and was independent of chip aspect ratio, metallization, diameter of the wafer, and the equipment that the backside grinding process used. The existence of the weak region was due to the grinding mark produced by the equipment, and was physically explained by the experimental results in this study. This weak region was able to be eliminated by using either plasma etching or polishing after the mechanical backside grinding,
引用
收藏
页码:859 / 866
页数:8
相关论文
共 50 条
  • [31] Influence of Wafer Grinding and Etching Techniques on the Fracture Strength of Thin Silicon Substrates
    Landesberger, Christof
    Paschke, Christoph
    Bock, Karlheinz
    ADVANCES IN ABRASIVE TECHNOLOGY XIV, 2011, 325 : 659 - 665
  • [32] Grinding of large size silicon wafer on a wafer-rotating grinding machine
    Tian, Yebing
    Guo, Dongming
    Kang, Renke
    Jin, Zhuji
    Jingangshi yu Moliao Moju Gongcheng/Diamond and Abrasives Engineering, 2004, (04):
  • [33] The Study of Backside TSV Reveal Process by direct Si/Cu Grinding and Polishing
    Xue, Kai
    Yu, Daquan
    Li, Yuesheng
    Jiang, Feng
    Liu, Haiyan
    Wang, Qibing
    Dai, Fengwei
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 775 - 779
  • [34] A coupled finite element scheme to study the grinding force and warpage of silicon wafers during the backside grinding process
    Wu, Mei-Ling
    Wong, Wei-Jhih
    Lan, Jia-Shen
    JOURNAL OF MECHANICS, 2023, 39 : 191 - 198
  • [35] Backside wafer damage induced wafer front side defect and yield impact
    Wang, Neng-Cheng
    Chang, Hui-An
    Chang, Chung-, I
    Wang, Tings
    2007 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2007, : 47 - +
  • [36] Current and future three-dimensional LSI integration technology by "Chip on chip", "Chip on wafer" and "Wafer on wafer"
    Borkohara, Manabu
    Motoyoshi, Makoto
    Kamibayashi, Kazutoshi
    Koyanagi, Mitsumasa
    ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 35 - +
  • [37] A study on grinding quantities using chip volume
    Tso, PL
    Wu, SH
    ADVANCES IN ABRASIVE TECHNOLOGY, 1997, : 111 - 115
  • [38] The study on grinding process of flip chip wafers
    Zhuang, Xiaobo
    Lian, Binhao
    He, Jinchun
    Feng, Xiaocheng
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 698 - 701
  • [39] FLIP-chip and "backside" techniques
    Barton, DL
    Bernhard-Höfer, K
    Cole, EI
    MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 721 - 730
  • [40] STRENGTH DECREASE DUE TO ADSORPTION IN COARSE GRINDING OF BRECCIATED ROCKS
    KUZNETSOV, YS
    TAUBE, PR
    COLLOID JOURNAL-USSR, 1969, 31 (01): : 59 - +