A drain extended FinFET with enhanced DC/RF performance for high-voltage RF applications

被引:2
|
作者
Oh, Kyounghwan [1 ]
Kim, Hyangwoo [2 ]
Park, Kangwook [3 ]
Lee, Hyung-jin [3 ]
Kong, Byoung Don [1 ]
Baek, Chang-Ki [1 ,2 ]
机构
[1] Pohang Univ Sci & Technol POSTECH, Dept Elect Engn, Pohang, South Korea
[2] Pohang Univ Sci & Technol POSTECH, Dept Convergence IT Engn, Pohang, South Korea
[3] Samsung Elect Co Ltd, Yongin, South Korea
关键词
FinFET; high-voltage; radio frequency (RF); high-k field plate; dual material gate; FIELD; TRANSISTORS; DEVICE; ANALOG; MODEL;
D O I
10.1088/1361-6641/ac93ac
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A drain-extended fin field-effect transistor (FinFET) with a dual material gate (DMG) and a high-k field plate (FP), named DF-DeFF, is proposed for high-voltage radio frequency (RF) applications. The FP induces the charge variation in the drain extension, which appears as either the extended depletion in the gate-off state or the electron accumulation in the gate-on state. Along with the FP, the DMG forms a step-like potential variation along the channel, which leads to electron acceleration and the screening effect on the drain-to-source voltage (V (DS)). These effects give significant advantages to the DC characteristics, including breakdown voltage (V (BD)) and on-resistance (R (on)), and the RF characteristics, including transconductance (g (m)) and output-resistance (r (o)). Compared to the latest high-voltage RF FinFETs, the DF-DeFF shows a drastic improvement in the major performance indicators such as V (BD), cut-off frequency (f (T)), and maximum oscillation frequency (f (MAX)). These results indicate that DF-DeFF is a FinFET with sufficient competitiveness even in high voltage circumstances.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] High-Voltage and RF Performance of SOI MESFET Using Controlled Electric Field Distribution
    Aminbeidokhti, Amirhossein
    Orouji, Ali A.
    Rahimian, Morteza
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) : 2842 - 2845
  • [22] Analog/RF and Linearity Performance Assessment of a Negative Capacitance FinFET Using High Threshold Voltage Techniques
    Jaisawal, Rajeewa Kumar
    Rathore, Sunil
    Kondekar, P. N.
    Bagga, Navjeet
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2023, 22 : 545 - 551
  • [23] FinFET compact modelling for analogue and RF applications
    Scholten, A. J.
    Smit, G. D. J.
    Pijper, R. M. T.
    Tiemeijer, L. F.
    Mercha, A.
    Klaassen, D. B. M.
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [24] Part I: High-Voltage MOS Device Design for Improved Static and RF Performance
    Gupta, Ankur
    Shrivastava, Mayank
    Baghini, Maryam Shojaei
    Sharma, Dinesh Kumar
    Gossner, Harald
    Rao, V. Ramgopal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (10) : 3168 - 3175
  • [25] Effect of gate engineering in FinFET for RF applications
    Sivasankaran, K.
    Chitroju, T. R. K. Kumar
    Reddy, K. Sai Anurag
    Subrahmanyam, M. Sai
    Harsha, M. Viswanath Sri
    Mallik, P. S.
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
  • [26] Optimizing FinFET Geometry and Parasitics for RF Applications
    Kranti, Abhinav
    Raskin, Jean-Pierre
    Armstrong, G. Alastair
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 123 - +
  • [27] A HIGH-VOLTAGE MODULATOR FOR HIGH-POWER RF SOURCE RESEARCH
    MULLIGAN, WJ
    CHEN, SC
    BEKEFI, G
    DANLY, BG
    TEMKIN, RJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (04) : 817 - 821
  • [28] HIGH-VOLTAGE DC TRANSMISSION APPLICATIONS OFFSHORE
    BERGSTROM, LA
    ERIKSSON, K
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1978, 14 (02) : 183 - 187
  • [29] ACTIVE RF FILTER FOR HIGH-VOLTAGE TRANSMISSION-LINES
    MORGAN, DR
    IEEE TRANSACTIONS ON POWER DELIVERY, 1993, 8 (03) : 816 - 817
  • [30] Switching Time Acceleration for High-Voltage CMOS RF Switch
    Syroiezhin, Semen
    Oezdamar, Oguzhan
    Weigel, Robert
    Solomko, Valentyn
    ESSCIRC 2022- IEEE 48TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2022, : 301 - 304