Mitigating DIBL and Short-Channel Effects for III-V FinFETs With Negative-Capacitance Effects

被引:6
|
作者
Huang, Shih-En [1 ]
You, Wei-Xiang [1 ]
Su, Pin [1 ]
机构
[1] Natl Yang Ming Chiao Tung Univ, Inst Elect, Hsinchu 30010, Taiwan
关键词
Indium gallium arsenide; FinFETs; Silicon; Numerical models; Tunneling; Logic gates; Electric potential; Negative-capacitance FET (NCFET); drain induced barrier lowering (DIBL); short-channel effect; III-V FinFET; InGaAs; INGAAS; SENSITIVITY; VOLTAGE; IMPACT;
D O I
10.1109/JEDS.2021.3133453
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper, based on the IRDS 2022 technology node, investigates the DIBL and short-channel effects for InGaAs negative-capacitance FinFETs (NC-FinFETs) through a theoretical subthreshold drain current model considering key effects including negative capacitance, quantum confinement and source-to-drain tunneling. Due to the impact of negative capacitance on the source-to-drain potential profile, tunneling distance and its drain-bias dependence, the short-channel effects can be substantially improved for InGaAs NC-FinFETs. Our study indicates that, with the larger NC effect of the III-V channel, the gap in DIBL and subthreshold swing between InGaAs and Si FinFETs in the sub-20 nm gate-length regime can become much closer. Our study may provide insights for future supply-voltage/power scaling of logic devices with high-mobility channel.
引用
收藏
页码:65 / 71
页数:7
相关论文
共 50 条
  • [41] Unusual Short-Channel Effects in SOI MOSFETs
    Navarro, C.
    Bawedin, M.
    Andrieu, F.
    Sagnes, B.
    Cristoloveanu, S.
    2013 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT 4), 2013, 54 (01): : 197 - 202
  • [42] Effective mobility extraction based on a split RF C-V method for short-channel FinFETs
    Ramos, J.
    Severi, S.
    Augendre, E.
    Kerner, C.
    Chiarella, T.
    Nackaerts, A.
    Hoffmann, T.
    Collaert, N.
    Jurczak, M.
    Biesemans, S.
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 363 - +
  • [43] Negative drain-induced barrier lowering and negative differential resistance effects in negative-capacitance transistors
    Yu, Tianyu
    Lu, Weifeng
    Zhao, Zhifeng
    Si, Peng
    Zhang, Kai
    MICROELECTRONICS JOURNAL, 2021, 108
  • [44] HYSTERESIS I-V EFFECTS IN SHORT-CHANNEL SILICON MOSFET'S.
    Boudou, Alain
    Doyle, Brian S.
    Electron device letters, 1987, EDL-8 (07): : 300 - 302
  • [45] Impact of Gate Oxide Complex Band Structure on n-Channel III-V FinFETs
    Crum, Dax M.
    Valsaraj, Amithraj
    Register, Leonard F.
    Banerjee, Sanjay K.
    Sahu, Bhagawan
    Krivakopic, Zoran
    Banna, Srinivasa
    Nayak, Deepak
    2015 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2015, : 250 - 253
  • [46] Device Structural Effects, SPICE Modeling and Circuit Evaluation for Negative-Capacitance FETs
    Su, Pin
    You, Wei-Xiang
    2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
  • [47] Effects of Channel Hot Carrier Stress on III-V Bulk Planar MOSFETs
    Wrachien, N.
    Cester, A.
    Bari, D.
    Zanoni, E.
    Meneghesso, G.
    Wu, Y. Q.
    Ye, P. D.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [48] Impact of short-channel effects on velocity overshoot in MOSFET
    Hiblot, Gaspard
    Rafhay, Quentin
    Boeuf, Frederic
    Ghibaudo, Gerard
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [49] SHORT-CHANNEL EFFECTS ON MOS-TRANSISTOR CAPACITANCES
    SHEU, BJ
    KO, PK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (10): : 1030 - 1032
  • [50] HYSTERESIS IV EFFECTS IN SHORT-CHANNEL SILICON MOSFETS
    BOUDOU, A
    DOYLE, BS
    IEEE ELECTRON DEVICE LETTERS, 1987, 8 (07) : 300 - 302