Large Injection Velocities in Highly Scaled, Fully Depleted Silicon on Insulator Transistors

被引:5
|
作者
Liao, Yu-Hung [1 ]
Aabrar, Khandker Akif [2 ]
Chakraborty, Wriddhi [2 ]
Li, Wenshen [1 ]
Datta, Suman [2 ]
Salahuddin, Sayeef [1 ]
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[2] Univ Notre Dame, Dept Elect Engn, Notre Dame, IN 46556 USA
关键词
Silicon-on-insulator; ultra-thin body; injection velocity; quasi-ballistic transport; ELECTRON-MOBILITY; PART I; PERFORMANCE; EXTRACTION; TRANSPORT; STRAIN;
D O I
10.1109/LED.2021.3135407
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
State-of-the-art Fully-Depleted Silicon-on-Insulator Transistors of different gate lengths were measured down to L-G = 20 nm. A quasi-ballistic virtual source model was found to be in good agreement with the observed data for both NFET and PFET. The extracted injection velocity increases with decreasing channel length, as expected, reaching 9.51 x 10(6) cm/s for electrons and 7.16 x 10(6) cm/s for holes at L-G = 20 nm. These values are more than 80% of the thermal velocity in lightly-doped bulk silicon. Analysis shows that quantum confinement in the thin SOI channel as well as strain effects are potentially responsible for such ultra-high velocity. These results indicate that further scaling of the channel length could make it possible to approach the non-degenerate thermal velocity.
引用
收藏
页码:184 / 187
页数:4
相关论文
共 50 条
  • [21] Optical properties determination of Fully Depleted Silicon On Insulator (FDSOI) substrates by ellipsometry
    Schneider, L.
    Abbate, F.
    Le Cunff, D.
    Nolot, E.
    Michallet, A.
    2015 26TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2015, : 195 - 200
  • [22] Silicon-on-Ferroelectric-Insulator A Comparative Analysis of the Partially and Fully Depleted Devices
    Es-Sakhi, Azzedin D.
    Chowdhury, Masud H.
    2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
  • [23] Unique reliability characteristics of fully depleted silicon-on-insulator tunneling FET
    Kang, Soo Cheol
    Lim, Donghwan
    Lim, Sung Kwan
    Noh, Jinwoo
    Kim, Seung-Mo
    Lee, Sang Kyung
    Choi, Changhwan
    Lee, Byoung Hun
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (04)
  • [24] X-Band Receiver Module in Fully Depleted Silicon On Insulator Technology
    Mattamana, A.
    Groves, K.
    Orlando, P.
    Patel, V. J.
    Quach, T.
    Watson, P.
    Johnson, L.
    Wyatt, P.
    Chen, C. L.
    Chen, C. K.
    Drangmeister, R.
    Keast, C.
    IEEE INTERNATIONAL SOI CONFERENCE, 2012,
  • [25] Pixel-based biosensor for enhanced control: silicon nanowires monolithically integrated with field-effect transistors in fully depleted silicon on insulator technology
    Jayakumar, G.
    Ostling, M.
    NANOTECHNOLOGY, 2019, 30 (22)
  • [26] Integration of diamond in fully-depleted silicon-on-insulator technology as buried insulator: A theoretical analysis
    Mazellier, Jean-Paul
    Faynot, Olivier
    Cristoloveanu, Sorin
    Deleonibus, Simon
    Bergonzo, Philippe
    DIAMOND AND RELATED MATERIALS, 2008, 17 (7-10) : 1248 - 1251
  • [27] Low frequency noise analysis in HfO2/SiO2 gate oxide fully depleted silicon on insulator transistors
    Zafari, L.
    Jomaah, J.
    Ghibaudo, G.
    Faynot, O.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (01): : 402 - 405
  • [28] Insights In Accesses Optimization for nFET Low Temperature Fully Depleted Silicon On Insulator Devices
    Pasini, L.
    Sklenard, B.
    Batude, P.
    Casse, M.
    Rivallin, P.
    Previtali, B.
    Fenouillet-Beranger, C.
    Haond, M.
    Ghibaudo, G.
    Vinet, M.
    2014 INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY (IWJT), 2014, : 182 - 185
  • [29] RF filters in SiGeBiCMOS technology and fully depleted silicon-on-insulator CMOS technology
    Mbuko, O
    Orlando, P
    Axtell, H
    Cerny, C
    Creech, G
    Friddell, T
    James, T
    Kormanyos, B
    Mattamana, A
    Neidhard, R
    Nykiel, E
    Patel, VJ
    Selke, D
    Quach, T
    2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 163 - +
  • [30] Analytical modelling of threshold voltage for underlap Fully Depleted Silicon-On-Insulator MOSFET
    Sharma, Rajneesh
    Rana, Ashwani K.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (02) : 286 - 296