Special Section on Multiple-Valued Logic and VLSI Computing FOREWORD

被引：0
|
作者：
Hata, Yutaka [1 ]
机构：
[1] Univ Hyogo, Kobe, Hyogo, Japan
来源：
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 2021年 / E104D卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
下载
收藏
页码：1067 / 1067
页数：1
相关论文
共 50 条
  • [31] Multiple-Valued Reversible Logic Circuits
    De Vos, Alexis
    Van Rentergem, Yvan
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2009, 15 (5-6) : 489 - 505
  • [32] MULTIPLE-VALUED LOGIC - INTRODUCTION AND OVERVIEW
    VRANESIC, ZG
    IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (12) : 1181 - 1182
  • [33] MULTIPLE-VALUED LOGIC - A TUTORIAL AND APPRECIATION
    SMITH, KC
    COMPUTER, 1988, 21 (04) : 17 - 27
  • [34] MULTIPLE-VALUED LOGIC MEMORY CIRCUIT
    CURRENT, KW
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 78 (03) : 547 - 555
  • [35] Multiple-valued logic as a programming language
    Bignall, RJ
    Spinks, M
    27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 227 - 232
  • [36] Ferroelectric multiple-valued logic units
    Lukyanchuk, Igor
    Zaitseva, Elena
    Levashenko, Vitaly
    Kvassay, Miroslav
    Kondovych, Svitlana
    Tikhonov, Yuri
    Baudry, Laurent
    Razumnaya, Anna
    FERROELECTRICS, 2019, 543 (01) : 213 - 221
  • [37] Multiple-valued floating-gate-MOS pass logic and its application to logic-in-memory VLSI
    Hanyu, T
    Teranihi, K
    Kameyama, M
    1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 270 - 275
  • [38] Arithmetic-oriented multiple-valued logic-in-memory VLSI based on current-mode logic
    Kaeriyama, S
    Hanyu, T
    Kameyama, M
    30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 438 - 443
  • [39] Multiple-valued logic-in-memory VLSI based on ferroelectric capacitor storage and charge addition
    Kimura, H
    Hanyu, T
    Kameyama, M
    ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 161 - 166
  • [40] Fine-Grain Pipelined Reconfigurable VLSI Architecture Based on Multiple-Valued Multiplexer Logic
    Shimabukuro, Katsuhiko
    Kameyama, Michitaka
    2017 IEEE 47TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2017), 2017, : 19 - 24
12345