What's Cool for the Future of Ultra Low Power Designs?

被引：0

作者：

Nagaraj, N. S. ^{[1
]}

Byler, John ^{[2
]}

Nazifi, Koorosh ^{[3
]}

Puvvada, Venugopal ^{[4
]}

Saito, Toshiyuki ^{[5
]}

Gibbons, Alan ^{[6
]}

Balajee, S. ^{[7
]}

机构：

[1] Texas Instruments Inc, Dallas, TX 75243 USA

[2] Portland State Univ, Portland, OR 97207 USA

[3] Cadence Design Syst Inc, San Jose, CA USA

[4] Qualcomm India Pvt Ltd, Bangalore, Karnataka, India

[5] Renesas Elect Corp, Kawasaki, Kanagawa, Japan

[6] Synopsys Inc, Reading, Berks, England

[7] Texas Instruments India Pvt Ltd, Bangalore, Karnataka, India

来源：

PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE | 2010年

关键词：

System Level Power; System Design; Low Power;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Ultra low power and energy efficiency requirements are common to most IC designs today. Requirements range from extending battery life to operating on harvested energy, with applications ranging from consumer electronics to medical applications. Design methodologies have evolved over the past decade to cater to low power designs. This panel will discuss the design methodology challenges in the next generation ultra low power and energy efficient IC designs, covering EDA roadmap, low power standards, and design and verification flows.

引用

页码：523 / 524

页数：2

共 50 条

[21] What Role for Nuclear Power in Japan's Future?
Hobson, Christopher
[J]. ASIA-PACIFIC JOURNAL-JAPAN FOCUS, 2013, 11 (27):
[22] What's "cool" on eriophyoid mites?
de Lillo, Enrico
Skoracka, Anna
[J]. EXPERIMENTAL AND APPLIED ACAROLOGY, 2010, 51 (1-3) : 3 - 30
[23] What's cool in dev bio
Schoenwolf, GC
[J]. DEVELOPMENTAL DYNAMICS, 2003, 228 (02) : 151 - 151
[24] What’s “cool” on eriophyoid mites?
Enrico de Lillo
Anna Skoracka
[J]. Experimental and Applied Acarology, 2010, 51 : 3 - 30
[25] A Novel Power-Aware and High Performance Full Adder Cell for Ultra-Low Power Designs
Ramireddy, Gangadhar Reddy
Ravindra, J. V. R.
[J]. 2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1121 - 1126
[26] Ultra low power phase detector and phase-locked loop designs and their application as a receiver
Li, Bo
Zhai, Yiming
Yang, Bo
Salter, Thomas
Peckerar, Martin
Goldsman, Neil
[J]. MICROELECTRONICS JOURNAL, 2011, 42 (02) : 358 - 364
[27] A Study on SRAM Designs to Exploit the TEI-aware Ultra-low Power Techniques
Lee, Seung-Yeong
Lee, Jae-Hyoung
Lee, Woojoo
Kim, Younghyun
[J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2022, 22 (03) : 146 - 160
[28] ULTRA LOW-POWER TRANSCEIVER SoC DESIGNS FOR IoT, NB-IoT APPLICATIONS
Khan, Osama
Niknejad, Ali
Pister, Kris
[J]. 2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
[29] What to do if statistical power is low?: A practical strategy for pre-post-designs
Müller, J
Manz, R
Hoyer, J
[J]. PSYCHOTHERAPIE PSYCHOSOMATIK MEDIZINISCHE PSYCHOLOGIE, 2002, 52 (9-10) : 408 - 416
[30] To cool or not to cool: What's the evidence for externally cooling febrile patients?
Mason, T
Baker, LP
[J]. ONCOLOGY NURSING FORUM, 2006, 33 (02) : 395 - 396

← 1 2 3 4 5 →