A synthesis methodology for AMS/RF circuit reliability: Application to a DCO design

被引:0
|
作者
Ferreira, Pietro Maris [1 ]
Petit, Herve [1 ]
Naviner, Jean-Francois [1 ]
机构
[1] ParisTech, CNRS LTCI, TELECOM ParisTech, Inst TELECOM, F-75634 Paris 13, France
关键词
CMOS; DEGRADATION; SIMULATION; ANALOG;
D O I
10.1016/j.microrel.2010.11.002
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Circuit ageing degradation is becoming worse in advanced technologies, while application fields like military, medical and energy demand more reliability. Thus, reliability is one of the most important challenges of the semiconductor industry [1]. In this work, we review the physical ageing phenomena, their simulation model, and how they can be avoided. Then, we propose a synthesis methodology composed of classical circuit optimization with the reliability analysis in earlier stages. Also, the variability of the integration process technology is taken into account. We compare a classical and a reliable designed digital controlled oscillator (DCO) in order to show a reduction of 16% in the oscillation frequency ageing degradation. In this way, the reliable design makes the circuit lifetime five times longer, if we fix the maximum frequency ageing degradation at 2.0%. Finally, we present the reliability as a design criterion, advantages and disadvantages of our methodology. (C) 2010 Elsevier Ltd. All rights reserved.
引用
下载
收藏
页码:765 / 772
页数:8
相关论文
共 50 条
  • [21] An overall methodology for reliability prediction of mechatronic systems design with industrial application
    Habchi, Georges
    Barthod, Christine
    RELIABILITY ENGINEERING & SYSTEM SAFETY, 2016, 155 : 236 - 254
  • [22] Qualification of Behavioral level design validation for AMS & RF SoCs
    Joannon, Yves
    Beroulle, Vincent
    Robach, Chantal
    Tedjini, Smail
    Carbonero, Jean-Louis
    VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 206 - +
  • [23] ON THE DESIGN OF A RELIABILITY CIRCUIT SIMULATOR
    VERWEIJ, J
    LUNENBORG, M
    MICROELECTRONICS AND RELIABILITY, 1995, 35 (01): : 101 - 103
  • [24] Synthesis of reactive systems: Application to asynchronous circuit design
    Carmona, J
    Cortadella, J
    Pastor, E
    CONCURRENCY AND HARDWARE DESIGN: ADVANCED IN PETRI NETS, 2002, 2549 : 108 - 151
  • [25] On the design of a reliability circuit simulator
    Verweij, Jan
    Lunenborg, Meindert
    Microelectronics Reliability, 1995, 35 (01): : 101 - 103
  • [26] The RF and Microwave Circuit Design Cookbook
    Maas, SA
    MICROWAVES & RF, 1998, 37 (10) : 70 - 70
  • [27] WiseEDA: LLMs in RF Circuit Design
    Jin, Hangjiang
    Wang, Junchao
    Sheng, Junjie
    Wu, Yifan
    Chen, Jiayu
    Wang, Yaqi
    Liu, Jun
    Microelectronics Journal, 2025, 158
  • [28] Tools and methodology for RF IC design
    Dunlop, A
    Demir, A
    Feldmann, P
    Kapur, S
    Long, D
    Melville, R
    Roychowdhury, J
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 414 - 420
  • [29] New Methodology for On-Chip RF Reliability Assessment
    Heiss, Leonhard
    Lachmann, Andreas
    Schwab, Reiner
    Panagopoulos, Georgios
    Baumgartner, Peter
    Virupakshappaa, Mamatha Yakkegondi
    Schmitt-Landsiedel, Doris
    2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [30] Methodology to assess the reliability behavior of RF-MEMS
    Dubuc, D
    Van Spengen, M
    Melle, S
    De Wolf, I
    Mertens, R
    Pons, P
    Grenier, K
    Plana, R
    34TH EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2004, : 61 - 64