Fabrication of nano-scale point contact metal-oxide-semiconductor field-effect-transistors using micrometer-scale design rule

被引:8
|
作者
Ishikuro, H
Hiramoto, T
机构
[1] Univ Tokyo, VLSI Design & Educ Ctr, Bunkyo Ku, Tokyo 1138656, Japan
[2] Univ Tokyo, Dept Ind Sci, Minato Ku, Tokyo 1068558, Japan
关键词
Coulomb blockade; single electron transistor; SiO2/Si3N4 double layer mask; anisotropic etching; silicon-on-insulator substrate;
D O I
10.1143/JJAP.38.396
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this paper, we report the novel fabrication technique of Si nano-scale point contact channels on the silicon-on-insulator substrate. In our method, the width of the point contact channel is determined only by the thickness of the surface Si layer and the nano-scale channels can be fabricated without using any fine resolution lithography. By applying the method to the point contact channel metal-oxide-semiconductor field-effect-transistor (MOSFET), the electrical properties of the nano-scale channels are investigated. The experimental results show that uniform nano-scale point contact channels are successfully formed.
引用
收藏
页码:396 / 398
页数:3
相关论文
共 50 条
  • [31] Metal-oxide-semiconductor field-effect-transistors on indium phosphide using HfO2 and silicon passivation layer with equivalent oxide thickness of 18 A
    Chen, Yen-Ting
    Zhao, Han
    Yum, Jung Hwan
    Wang, Yanzhen
    Lee, Jack C.
    APPLIED PHYSICS LETTERS, 2009, 94 (21)
  • [32] Schottky Barrier Metal-Oxide-Semiconductor Field-Effect Transistors for Nano-Regime Applications
    Lee, Seongjae
    Jang, Moongyu
    Kim, Yarkyeon
    Jeon, Myungsim
    Park, Kyoungwan
    ELECTRONIC MATERIALS LETTERS, 2005, 1 (01) : 27 - 29
  • [33] Technology Options for Reducing Contact Resistances in Nanoscale Metal-Oxide-Semiconductor Field-Effect Transistors
    Yeo, Yee-Chia
    PROCEEDINGS OF THE 2013 IEEE 5TH INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC), 2013, : 128 - 131
  • [34] Kinetic investigation of electron-electron scattering in nanometer-scale metal-oxide-semiconductor field-effect transistors
    Fixel, D. A.
    Hitchon, W. N. G.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2008, 23 (03)
  • [35] FABRICATION OF COMPACT 100 NM-SCALE SILICON METAL-OXIDE SEMICONDUCTOR FIELD-EFFECT TRANSISTORS
    WIND, SJ
    REEVES, CM
    BUCCHIGNANO, JJ
    LII, YT
    NEWMAN, TH
    KLAUS, DP
    KELLER, J
    VOLANT, RP
    TEBIN, B
    HOHN, FJ
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1992, 10 (06): : 2912 - 2916
  • [37] Defect characterization in metal-oxide-semiconductor field-effect-transistors with trench gates by electron beam-induced current technique
    Tomokage, H
    Ishiwata, Y
    Souno, H
    Kawakami, M
    Sonoda, N
    SOLID STATE PHENOMENA, 1998, 63-4 : 407 - 412
  • [38] Random dopant model for three-dimensional drift-diffusion simulations in metal-oxide-semiconductor field-effect-transistors
    Sano, N
    Tomizawa, M
    APPLIED PHYSICS LETTERS, 2001, 79 (14) : 2267 - 2269
  • [39] EFFECTS OF ELECTRON-BEAM DAMAGE ON THE ELECTRICAL CHARACTERISTICS OF N-TYPE METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT-TRANSISTORS
    JEON, YJ
    PARK, SC
    CHUN, SS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (3A): : 1223 - 1227
  • [40] DEGRADATION PHENOMENON UNDER LOW DRAIN VOLTAGE STRESS IN P-CHANNEL METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT-TRANSISTORS
    MORII, T
    MURAI, R
    URAOKA, Y
    TSUJI, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (1B): : 678 - 682