Ultra shallow junction doping technology for sub-100nm CMOS

被引：0
|
作者：
Mizuno, B
机构：
来源：
2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS | 2001年
关键词：
D O I：
10.1109/VTSA.2001.934474
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
We are greeting the technology "Quantum Leap" encompassing low energy doping processes and novel annealing technologies to be the standard technology which can achieve the ultra shallow junction with very high throughput and lower resistance. The technology is applied to fabricate the sub-100 nm CMOS.
引用
下载
收藏
页码：26 / 28
页数：3
相关论文
共 50 条
  • [31] Variability in sub-100nm SRAM designs
    Heald, R
    Wang, P
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 347 - 352
  • [32] A lithography independent gate definition technology for fabricating sub-100nm devices
    Zhang, SD
    Han, RQ
    Liu, XY
    Guan, XD
    Li, T
    Zhang, DC
    PROCEEDINGS 2001 IEEE HONG KONG ELECTRON DEVICES MEETING, 2001, : 81 - 84
  • [33] Fabrication of N+/P ultra-shallow junctions by plasma doping for 65 nm CMOS technology
    Lallement, F
    Grouillet, A
    Juhel, M
    Reynard, JP
    Lenoble, D
    Fang, Z
    Walther, S
    Rault, Y
    Godet, L
    Scheuer, J
    SURFACE & COATINGS TECHNOLOGY, 2004, 186 (1-2): : 17 - 20
  • [34] The channel backscattering characteristics of sub-100nm CMOS devices with different channel/substrate orientations
    Tsai, Y. J.
    Chung, Steve S.
    Liu, P. W.
    Tsai, C. H.
    Lin, Y. H.
    Tsai, C. T.
    Ma, G. H.
    Chien, S. C.
    Sun, S. W.
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 154 - +
  • [35] Per-bit sense amplifier scheme for 1GHz SRAM macro in sub-100nm CMOS technology
    Takeda, K
    Hagihara, Y
    Aimoto, Y
    Nomura, M
    Uchida, R
    Nakazawa, Y
    Hirota, Y
    Yoshida, S
    Saito, T
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 502 - 503
  • [36] Chromeless phase-shift masks used for sub-100nm SOI CMOS transistors
    Fritze, Michael
    Astolfi, David K.
    Yost, Donna-Ruth W.
    Wyatt, Peter W.
    Liu, Hua-Tu
    1600, PennWell Publ Co, Nashua, NH, United States (43):
  • [37] Sub-100nm integrated ferroelectric tunnel junction devices using hydrogen silsesquioxane planarization
    Abuwasib, Mohammad
    Lee, Jung-Woo
    Lee, Hyungwoo
    Eom, Chang-Beom
    Gruverman, Alexei
    Singisetti, Uttam
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2017, 35 (02):
  • [38] Next generation scanner for sub-100nm lithography
    Fujita, I
    Sakai, F
    Uzawa, S
    OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 811 - 821
  • [39] Patterning sub-100nm features for submicron devices
    Kavak, H
    Goodberlet, JG
    NANOENGINEERED NANOFIBROUS MATERIALS, 2004, 169 : 529 - 534
  • [40] Approach for physical design in sub-100nm era
    Masuda, H
    Okawa, S
    Aoki, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5934 - 5937
12345