Ultra shallow junction doping technology for sub-100nm CMOS

被引：0
|
作者：
Mizuno, B
机构：
来源：
2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS | 2001年
关键词：
D O I：
10.1109/VTSA.2001.934474
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
We are greeting the technology "Quantum Leap" encompassing low energy doping processes and novel annealing technologies to be the standard technology which can achieve the ultra shallow junction with very high throughput and lower resistance. The technology is applied to fabricate the sub-100 nm CMOS.
引用
下载
收藏
页码：26 / 28
页数：3
相关论文
共 50 条
  • [21] Practical atomistic dopant diffusion simulation of shallow junction fabrication processes and intrinsic fluctuations for sub-100nm MOSFETs
    Hane, M
    Ezaki, T
    Ikezawa, T
    NANOTECH 2003, VOL 2, 2003, : 125 - 128
  • [22] Technology innovations and process integrations for sub-100nm gate patterning
    Wilfred Pau
    Nicolas Gani
    Shashank Deshmukh
    Thorsten Lill
    Theodoros Panagopoulos
    John Holland
    半导体技术, 2004, (08) : 74 - 79
  • [23] CPL mask technology for sub-100nm contact hole imaging
    Kasprowicz, BS
    Conley, W
    Litt, LC
    van den Broeke, D
    Montgomery, P
    Socha, R
    Wu, W
    Lucas, K
    Roman, B
    Chen, F
    Wampler, K
    Laidig, T
    Progler, C
    Hathorn, ME
    PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 624 - 631
  • [24] Ultra-shallow junction technology for 100 nm CMOS: xR LEAP implanter and RTP-centura rapid thermal annealer
    Current, MI
    Lopes, D
    Foad, M
    Boyd, W
    MATERIALS CHEMISTRY AND PHYSICS, 1998, 54 (1-3) : 33 - 36
  • [25] In-situ steam generation for shallow trench isolation in sub-100nm devices
    Forstner, HJL
    Nouri, F
    Olsen, C
    11TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS, 2003, : 163 - 166
  • [26] Circuit-level techniques to control gate leakage for sub-100nm CMOS
    Hamzaoglu, F
    Stan, MR
    ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 60 - 63
  • [27] Design of analog subthreshold encoded neural network circuit in sub-100nm CMOS
    Larras, Benoit
    Lahuec, Cyril
    Seguin, Fabrice
    Arzel, Matthieu
    2015 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2015,
  • [28] Advanced model and analysis for series resistance in sub-100nm CMOS including poly depletion and overlap doping gradient effect
    Kim, SD
    Park, CM
    Woo, JCS
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 723 - 726
  • [29] The challenges in achieving sub-100nm MOSFETs
    Tasch, AF
    SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, : 52 - 60
  • [30] Defect inpsection and repair reticle (DIRRT) design for the 100nm and sub-100nm technology nodes
    Kachwala, N
    Eisner, K
    18TH EUROPEAN CONFERENCE ON MASK TECHNOLOGY FOR INTEGRATED CIRCUITS AND MICROCOMPONENTS, 2002, 4764 : 244 - 253
12345