GRAM: Graph Processing in a ReRAM-based Computational Memory

被引:33
|
作者
Zhou, Minxuan [1 ]
Imani, Mohsen [1 ]
Gupta, Saransh [1 ]
Kim, Yeseong [1 ]
Rosing, Tajana [1 ]
机构
[1] Univ Calif San Diego, Comp Sci & Engn, La Jolla, CA 92093 USA
关键词
D O I
10.1145/3287624.3287711
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The performance of graph processing for real-world graphs is limited by inefficient memory behaviours in traditional systems because of random memory access patterns. Offloading computations to the memory is a promising strategy to overcome such challenges. In this paper, we exploit the resistive memory (ReRAM) based processing-in-memory (PIM) technology to accelerate graph applications. The proposed solution, GRAM, can efficiently executes vertex-centric model, which is widely used in large-scale parallel graph processing programs, in the computational memory. The hardware-software co-design used in GRAM maximizes the computation parallelism while minimizing the number of data movements. Based on our experiments with three important graph kernels on seven real-world graphs, GRAM provides 122.5x and 11.1x speedup compared with an in-memory graph system and optimized multi-threading algorithms running on a multi-core CPU. Compared to a GPU-based graph acceleration library and a recently proposed PIM accelerator, GRAM improves the performance by 7.1x and 3.8x respectively.
引用
收藏
页码:591 / 596
页数:6
相关论文
共 50 条
  • [41] ReCSA: a dedicated sort accelerator using ReRAM-based content addressable memory
    LI Huize
    JIN Hai
    ZHENG Long
    HUANG Yu
    LIAO Xiaofei
    Frontiers of Computer Science, 2023, 17 (02)
  • [42] Cross-layer Designs against Non-ideal Effects in ReRAM-based Processing-in-Memory System
    Nie, Chen
    Wang, Zongwu
    Tang, Qidong
    Lv, Chenyang
    Jiang, Li
    He, Zhezhi
    PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 176 - 181
  • [43] A ReRAM-Based Row-Column-Oriented Memory Architecture for Convolutional Neural Networks
    Chen, Yan
    Zhang, Jing
    Xu, Yuebing
    Zhang, Yingjie
    Zhang, Renyuan
    Nakashima, Yasuhiko
    IEICE TRANSACTIONS ON ELECTRONICS, 2019, E102C (07) : 580 - 584
  • [44] Hardware attacks on ReRAM-based AI accelerators
    Heidary, Masoud
    Joardar, Biresh Kumar
    17TH IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE, DCAS 2024, 2024,
  • [45] ReSMA: Accelerating Approximate String Matching using ReRAM-based Content Addressable Memory
    Li, Huize
    Jin, Hai
    Zheng, Long
    Huang, Yu
    Liao, Xiaofei
    Duan, Zhuohui
    Chen, Dan
    Gui, Chuangyi
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 991 - 996
  • [46] An Empirical Fault Vulnerability Exploration of ReRAM-Based Process-in-Memory CNN Accelerators
    Dorostkar, Aniseh
    Farbeh, Hamed
    Zarandi, Hamid R.
    IEEE TRANSACTIONS ON RELIABILITY, 2024, : 1 - 15
  • [47] ReRAM-based graph attention network with node-centric edge searching and hamming similarity
    Mao, Ruibin
    Sheng, Xia
    Graves, Catherine
    Xu, Cong
    Li, Can
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [48] ReRAM-based Synaptic Device for Neuromorphic Computing
    Jang, Jun-Woo
    Park, Sangsu
    Jeong, Yoon-Ha
    Hwang, Hyunsang
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1054 - 1057
  • [49] SRA: A Secure ReRAM-Based DNN Accelerator
    Zhao, Lei
    Zhang, Youtao
    Yang, Jun
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 355 - 360
  • [50] Lattice: An ADC/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks
    Zheng, Qilin
    Wang, Zongwei
    Feng, Zishun
    Yan, Bonan
    Cai, Yimao
    Huang, Ru
    Chen, Yiran
    Yang, Chia-Lin
    Li, Hai
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,