Verification of Initialization Sequences for Sequential Circuits

被引:0
|
作者
Morkunas, K. [1 ]
Seinauskas, R. [1 ]
机构
[1] Kaunas Univ Technol, Software Engn Dept, Studentu Str 50-406, LT-51368 Kaunas, Lithuania
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article suggests an approach for verification of initializing sequences. Such sequences were discovered using circuit emulating software prototypes. Software prototypes operate using bivalent logics (0 and 1), while hardware testing employs ternary logic (0, 1 and X). Experimental results show, that validation using ternary logic is too strict, labeling good initializing sequences as bad ones. Experimental results are based on ISCAS'89 benchmark. III. 1, bibl. 12, tabl. 3 (in English; abstracts in English and Lithuanian).
引用
收藏
页码:61 / 64
页数:4
相关论文
共 50 条
  • [41] Test sequences to achieve high defect coverage for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (10) : 1017 - 1029
  • [42] COMPUTER EXPERIMENTS FOR FINDING FAULT-DETECTING SEQUENCES OF SEQUENTIAL CIRCUITS
    MURAKAMI, S
    KINOSHIT.K
    OZAKI, H
    [J]. ELECTRONICS & COMMUNICATIONS IN JAPAN, 1967, 50 (10): : 191 - &
  • [43] Primary input cones based on test sequences in synchronous sequential circuits
    Pomeranz, I.
    Reddy, S. M.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2011, 5 (01): : 16 - 24
  • [44] Stochastic Initialization of MLC Sequences
    Locke, C.
    Bush, K.
    [J]. MEDICAL PHYSICS, 2018, 45 (06) : E291 - E291
  • [45] FORMAL VERIFICATION OF SEQUENTIAL GALOIS FIELD ARITHMETIC CIRCUITS USING ALGEBRAIC GEOMETRY
    Sun, Xiaojun
    Kalla, Priyank
    Pruss, Tim
    Enescu, Florian
    [J]. 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1623 - 1628
  • [46] A new initialization technique for asynchronous circuits
    Raahemifar, K
    Ahmadi, M
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 581 - 584
  • [47] Contribution to the exact initialization of electrical circuits
    Chouchane, T
    Do, XD
    [J]. UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, 1998, : 193 - 196
  • [48] A new initialization technique for asynchronous circuits
    Raahemifar, K
    Yuan, F
    Mohammadi, FA
    [J]. CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 1099 - 1104
  • [49] GENERATION OF SHORTEST TEST SEQUENCES FOR DETECTING INDIVIDUAL FAULTS OF SEQUENTIAL-CIRCUITS
    YAU, SS
    TANG, YS
    [J]. COMPUTER JOURNAL, 1979, 22 (02): : 169 - 172
  • [50] Vector restoration based static compaction of test sequences for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 360 - 365