共 38 条
- [22] Simultaneous wiring and buffer block planning with optimal wire-sizing for interconnect-driven floorplanning Yan, J.-T., IEEE Circuits and Systems Society; Hiroshima University (Institute of Electrical and Electronics Engineers Inc.):
- [23] Simultaneous wiring and buffer block planning with optimal wire-sizing for interconnect-driven floorplanning IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (05): : 335 - 347
- [24] Simultaneous wiring and buffer block planning with optimal wire-sizing for interconnect-driven floorplanning 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 469 - 472
- [25] A new algorithm for routing tree construction with buffer insertion and wire sizing under obstacle constraints ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 49 - 56
- [27] Performance-Driven Simultaneous Partitioning and Routing for Multi-FPGA Systems 2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 1129 - 1134
- [29] Delay performance of the new explicit loss notification TCP technique for wireless networks GLOBECOM '01: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6, 2001, : 3483 - 3487
- [30] Performance driven multi-layer general area routing for PCB/MCM designs 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 356 - 361