Sub-60-mV / decade Negative Capacitance FinFET With Sub-10-nm Hafnium-Based Ferroelectric Capacitor

被引:63
|
作者
Ko, Eunah [1 ]
Lee, Hyunjae [1 ]
Goh, Youngin [2 ]
Jeon, Sanghun [2 ]
Shin, Changhwan [1 ,3 ]
机构
[1] Univ Seoul, Dept Elect & Comp Engn, Seoul 02504, South Korea
[2] Korea Univ, Dept Appl Phys, Segong 339700, South Korea
[3] SK Hynix, Icheon, South Korea
来源
基金
新加坡国家研究基金会;
关键词
Negative capacitance; steep switching devices; Hafnium-based ferroelectric material; FinFET; VOLTAGE AMPLIFICATION;
D O I
10.1109/JEDS.2017.2731401
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The negative capacitance (NC) of ferroelectric materials has paved the way for achieving sub-60-mV/decade switching feature in complementary metal-oxide-semiconductor (CMOS) field-effect transistors, by simply inserting a ferroelectric thin layer in the gate stack. However, in order to utilize the ferroelectric capacitor (as a breakthrough technique to overcome the Boltzmann limit of the device using thermionic emission process), the thickness of the ferroelectric layer should be scaled down to sub-10-nm for ease of integration with conventional CMOS logic devices. In this paper, we demonstrate an NC fin-shaped field-effect transistor (FinFET) with a 6-nm-thick HfZrO ferroelectric capacitor. The performance parameters of NC FinFET such as on-/off-state currents and subthreshold slope are compared with those of the conventional FinFET. Furthermore, a repetitive and reliable steep switching feature of the NC FinFET at various drain voltages is demonstrated.
引用
收藏
页码:306 / 309
页数:4
相关论文
共 50 条
  • [31] Ferroelectric HfZrOx Ge and GeSn PMOSFETs with Sub-60 mV/decade Subthreshold Swing, Negligible Hysteresis, and Improved IDS
    Zhou, Jiuren
    Han, Genquan
    Li, Qinglong
    Peng, Yue
    Lu, Xiaoli
    Zhang, Chunfu
    Zhang, Jincheng
    Sun, Qing-Qing
    Zhang, David Wei
    Hao, Yue
    2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
  • [32] Hysteresis-free Negative Capacitance Germanium CMOS FinFETs with Bi-directional Sub-60 mV/dec
    Chung, Wonil
    Si, Mengwei
    Ye, Peide D.
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [33] Silicon-on-Ferroelectric Insulator field effect transistor (SOFFET): Partially depleted structure for sub-60 mV/decade applications
    Es-Sakhi, Azzedin D.
    Chowdhury, Masud H.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2015, 39 : 596 - 605
  • [34] Sub-10-nm half-pitch electron-beam lithography by using poly(methyl methacrylate) as a negative resist
    Duan, Huigao
    Winston, Donald
    Yang, Joel K. W.
    Cord, Bryan M.
    Manfrinato, Vitor R.
    Berggren, Karl K.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2010, 28 (06): : C6C58 - C6C62
  • [35] Fully Coupled 3-D Device Simulation of Negative Capacitance FinFETs for Sub 10 nm Integration
    Ota, Hiroyuki
    Ikegami, Tsutomu
    Hattori, Junichi
    Fukuda, Koichi
    Migita, Shinji
    Toriumi, Akira
    2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
  • [36] The Efficacy of Metal-Interfacial Layer-Semiconductor Source/Drain Structure on Sub-10-nm n-Type Ge FinFET Performances
    Kim, Jeong-Kyu
    Kim, Gwang-Sik
    Nam, Hyohyun
    Shin, Changhwan
    Park, Jin-Hong
    Kim, Jong-Kook
    Cho, Byung Jin
    Saraswat, Krishna C.
    Yu, Hyun-Yong
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (12) : 1185 - 1187
  • [37] Effect of Metal Nitride on Contact Resistivity of Metal-Interlayer-Ge Source/Drain in Sub-10-nm n-Type Ge FinFET
    Ahn, Juhan
    Kim, Jeong-Kyu
    Kim, Sun-Woo
    Kim, Gwang-Sik
    Shin, Changhwan
    Kim, Jong-Kook
    Cho, Byung Jin
    Yu, Hyun-Yong
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (06) : 705 - 708
  • [38] Negative capacitance silicon nanotube FET: a subthreshold modeling exploration of sub-60 mV/decade swing, negative drain-induced barrier lowering, and threshold voltage roll-off
    Sandeep Moparthi
    Pramod Kumar Tiwari
    Gopi Krishna Saramekala
    Journal of Computational Electronics, 2023, 22 : 250 - 259
  • [39] Negative capacitance silicon nanotube FET: a subthreshold modeling exploration of sub-60 mV/decade swing, negative drain-induced barrier lowering, and threshold voltage roll-off
    Moparthi, Sandeep
    Tiwari, Pramod Kumar
    Saramekala, Gopi Krishna
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2023, 22 (01) : 250 - 259
  • [40] Leveraging negative capacitance ferroelectric materials for performance boosting of sub-10 nm graphene nanoribbon field-effect transistors: a quantum simulation study
    Tamersit, Khalil
    Moaiyeri, Mohammad Hossein
    Jooq, Mohammad Khaleqi Qaleh
    NANOTECHNOLOGY, 2022, 33 (46)