Sub-60-mV / decade Negative Capacitance FinFET With Sub-10-nm Hafnium-Based Ferroelectric Capacitor

被引:63
|
作者
Ko, Eunah [1 ]
Lee, Hyunjae [1 ]
Goh, Youngin [2 ]
Jeon, Sanghun [2 ]
Shin, Changhwan [1 ,3 ]
机构
[1] Univ Seoul, Dept Elect & Comp Engn, Seoul 02504, South Korea
[2] Korea Univ, Dept Appl Phys, Segong 339700, South Korea
[3] SK Hynix, Icheon, South Korea
来源
基金
新加坡国家研究基金会;
关键词
Negative capacitance; steep switching devices; Hafnium-based ferroelectric material; FinFET; VOLTAGE AMPLIFICATION;
D O I
10.1109/JEDS.2017.2731401
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The negative capacitance (NC) of ferroelectric materials has paved the way for achieving sub-60-mV/decade switching feature in complementary metal-oxide-semiconductor (CMOS) field-effect transistors, by simply inserting a ferroelectric thin layer in the gate stack. However, in order to utilize the ferroelectric capacitor (as a breakthrough technique to overcome the Boltzmann limit of the device using thermionic emission process), the thickness of the ferroelectric layer should be scaled down to sub-10-nm for ease of integration with conventional CMOS logic devices. In this paper, we demonstrate an NC fin-shaped field-effect transistor (FinFET) with a 6-nm-thick HfZrO ferroelectric capacitor. The performance parameters of NC FinFET such as on-/off-state currents and subthreshold slope are compared with those of the conventional FinFET. Furthermore, a repetitive and reliable steep switching feature of the NC FinFET at various drain voltages is demonstrated.
引用
收藏
页码:306 / 309
页数:4
相关论文
共 50 条
  • [21] Compact Modeling Source-to-Drain Tunneling in Sub-10-nm GAA FinFET With Industry Standard Model
    Lin, Yen-Kai
    Duarte, Juan Pablo
    Kushwaha, Pragya
    Agarwal, Harshit
    Chang, Huan-Lin
    Sachid, Angada
    Salahuddin, Sayeef
    Hu, Chenming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (09) : 3569 - 3574
  • [22] Negative capacitance in ferroelectric materials and its potential use for transistors with <60 mV/decade subthreshold swing
    Khan, Asif Islam
    Salahuddin, Sayeef
    2014 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2014,
  • [23] Ultrathin SiGe Shell Channel p-Type FinFET on Bulk Si for Sub-10-nm Technology Nodes
    Yu, Eunseon
    Lee, Won-Jun
    Jung, Jongwan
    Cho, Seongjae
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (04) : 1290 - 1297
  • [24] Sub-60 mV/dec Ferroelectric HZO MoS2 Negative Capacitance Field-effect Transistor with Internal Metal Gate: the Role of Parasitic Capacitance
    Si, M.
    Jiang, C.
    Su, C. -J.
    Tang, Y. -T.
    Yang, L.
    Chung, W.
    Alam, M. A.
    Ye, P. D.
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [25] Frequency Dependence of Performance in Ge Negative Capacitance PFETs Achieving Sub-30 mV/decade Swing and 110 mV Hysteresis at MHz
    Zhou, Jiuren
    Wu, Jibao
    Han, Genquan
    Kanyang, Ruoying
    Peng, Yue
    Li, Jing
    Wang, Hongjuan
    Liu, Yan
    Zhang, Jincheng
    Sun, Qing-Qing
    Zhang, David Wei
    Hao, Yue
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [26] 5 nm Ultrathin Crystalline Ferroelectric P(VDF-TrFE)-Brush Tuned for Hysteresis-Free Sub 60 mV dec-1 Negative-Capacitance Transistors
    Cho, Hyunmin
    Jin, Hye-Jin
    Lee, Sol
    Jeon, Seungbae
    Cho, Yongjae
    Park, Sam
    Jang, Myeongjin
    Widiapradja, Livia Janice
    Ryu, Du Yeol
    Park, Ji Hoon
    Kim, Kwanpyo
    Im, Seongil
    ADVANCED MATERIALS, 2023, 35 (22)
  • [27] Proposal for a Negative Capacitance Vacuum Field Effect Transistors with sub-60mV/dec Subthreshold Swing
    Hernandez, N.
    Cahay, M.
    Ludwick, J.
    Back, T.
    2021 34TH INTERNATIONAL VACUUM NANOELECTRONICS CONFERENCE (IVNC), 2021, : 99 - 100
  • [28] Performance Evaluation of Negative Capacitance Reconfigurable Field Effect Transistor for Sub 10 nm Integration
    Sun, Zihan
    Li, Xianglong
    Sun, Yabin
    Liu, Ziyu
    Shi, Yanling
    Li, Xiaojin
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
  • [29] Investigation of Temperature and Source/Drain Overlap Impact on Negative Capacitance Silicon Nanotube FET (NC Si NTFET) with Sub-60mV/decade Switching
    Moparthi, Sandeep
    Tiwari, Pramod Kumar
    Samoju, Visweswara Rao
    Saramekala, Gopi Krishna
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2020, 19 (19) : 800 - 806
  • [30] Molecular-Dynamics-Based Profile Evolution Simulation for Sub-10-nm Si Processing Technology
    Tsuda, Hirotaka
    Eriguchi, Koji
    Ono, Kouichi
    Ohta, Hiroaki
    APPLIED PHYSICS EXPRESS, 2009, 2 (11)