共 33 条
A New Surface Potential Based Compact Model for Independent Dual Gate a-IGZO TFT: Experimental Verification and Circuit Demonstration
被引:9
|作者:
Guo, Jingrui
[1
,4
]
Zhao, Ying
[1
,4
]
Yang, Guanhua
[1
]
Chuai, Xichen
[1
,4
]
Lu, Wenhao
[2
,4
]
Liu, Dongyang
[1
,4
]
Chen, Qian
[1
,4
]
Duan, Xinlv
[1
,4
]
Huang, Shijie
[1
,4
]
Su, Yue
[1
,4
]
Geng, Di
[1
]
Lu, Nianduan
[1
]
Cui, Tao
[2
]
Jang, Jin
[3
]
Li, Ling
[1
]
Liu, Ming
[1
]
机构:
[1] IMECAS, Key Lab Microelect Devices & Integrated Technol, Beijing, Peoples R China
[2] Chinese Acad Sci, Acad Math & Syst Sci, LSEC, NCMIS, Beijing, Peoples R China
[3] Kyung Hee Univ, Seoul, South Korea
[4] Univ Chinese Acad Sci, Beijing, Peoples R China
关键词:
D O I:
10.1109/IEDM13553.2020.9371951
中图分类号:
TM [电工技术];
TN [电子技术、通信技术];
学科分类号:
0808 ;
0809 ;
摘要:
For the first time, we proposed a continuous analytical surface potential-based compact model of the independent Dual Gate amorphous In-Ga-Zn-O thin film transistors (IDG a-IGZO TFTs), where percolation conduction, trap-limited conduction (TLC) and variable rang hopping (VRH) transport theories in the extended and localized states are both considered via Schroder method, physically describing the transport mechanism under different conditions of temperature and carrier density. Moreover, a single formulation of front and back surface potentials that is valid and extremely accurate in all operation regimes is developed. Based on the transport theories and surface potential, complete compact model dedicated to IDG TFTs is presented. Furthermore, the threshold compensation effect is also included in this model. To calibrate the model, we fabricated asymmetric dual gate a-IGZO TFTs. The model is validated by an excellent agreement with numerical solutions and experimental results. Finally, the compact model is coded in Verilog-A, and implemented in a vendor CAD environment. A systemically simulation of both ring oscillator (RO) and pixel circuit proves the potential application of this model in circuit design.
引用
收藏
页数:4
相关论文