A New Surface Potential Based Compact Model for Independent Dual Gate a-IGZO TFT: Experimental Verification and Circuit Demonstration

被引:9
|
作者
Guo, Jingrui [1 ,4 ]
Zhao, Ying [1 ,4 ]
Yang, Guanhua [1 ]
Chuai, Xichen [1 ,4 ]
Lu, Wenhao [2 ,4 ]
Liu, Dongyang [1 ,4 ]
Chen, Qian [1 ,4 ]
Duan, Xinlv [1 ,4 ]
Huang, Shijie [1 ,4 ]
Su, Yue [1 ,4 ]
Geng, Di [1 ]
Lu, Nianduan [1 ]
Cui, Tao [2 ]
Jang, Jin [3 ]
Li, Ling [1 ]
Liu, Ming [1 ]
机构
[1] IMECAS, Key Lab Microelect Devices & Integrated Technol, Beijing, Peoples R China
[2] Chinese Acad Sci, Acad Math & Syst Sci, LSEC, NCMIS, Beijing, Peoples R China
[3] Kyung Hee Univ, Seoul, South Korea
[4] Univ Chinese Acad Sci, Beijing, Peoples R China
关键词
D O I
10.1109/IEDM13553.2020.9371951
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the first time, we proposed a continuous analytical surface potential-based compact model of the independent Dual Gate amorphous In-Ga-Zn-O thin film transistors (IDG a-IGZO TFTs), where percolation conduction, trap-limited conduction (TLC) and variable rang hopping (VRH) transport theories in the extended and localized states are both considered via Schroder method, physically describing the transport mechanism under different conditions of temperature and carrier density. Moreover, a single formulation of front and back surface potentials that is valid and extremely accurate in all operation regimes is developed. Based on the transport theories and surface potential, complete compact model dedicated to IDG TFTs is presented. Furthermore, the threshold compensation effect is also included in this model. To calibrate the model, we fabricated asymmetric dual gate a-IGZO TFTs. The model is validated by an excellent agreement with numerical solutions and experimental results. Finally, the compact model is coded in Verilog-A, and implemented in a vendor CAD environment. A systemically simulation of both ring oscillator (RO) and pixel circuit proves the potential application of this model in circuit design.
引用
收藏
页数:4
相关论文
共 33 条
  • [21] A surface potential-based compact model of n-MOSFET gate-tunneling current
    Gu, X
    Chen, TL
    Gildenblat, G
    Workman, GO
    Veeraraghavan, S
    Shapira, S
    Stiles, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (01) : 127 - 135
  • [22] Surface-potential-based compact model for quantum effects in planar and double-gate MOSFET
    Serov, A. Yu.
    Hong, S. -M.
    Park, Y. J.
    Min, H. S.
    SISPAD 2007: SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2007, 2007, : 297 - 300
  • [23] A New Surface Potential Based Physical Compact Model for GFET in RF Applications
    Wang, Lingfei
    Peng, Songang
    Zong, Zhiwei
    Li, Ling
    Wang, Wei
    Xu, Guangwei
    Lu, Nianduan
    Ji, Zhuoyu
    Jin, Zhi
    Liu, Ming
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [24] A unified charge-current compact model for ambipolar operation in quasi-ballistic graphene transistors: Experimental verification and circuit-analysis demonstration
    Rakheja, Shaloo
    Wang, Han
    Palacios, Tomas
    Meric, Inanc
    Shepard, Kenneth
    Antoniadis, Dimitri
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [25] A New Surface-Potential-Based Compact Model for Polysilicon Thin-Film Transistors
    Yu, Fei
    Deng, Wanling
    Ma, Xiaoyu
    Huang, Junkai
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 644 - 646
  • [26] A New Generation of Surface Potential-Based poly-Si TFTs Compact Model
    Ikeda, Hiroyuki
    Sano, Nobuyuki
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [27] PSP-SOI: An advanced surface potential based compact model of partially depleted SOI MOSFETs for circuit simulations
    Wu, W.
    Li, X.
    Gildenblat, G.
    Workman, G. O.
    Veeraraghavan, S.
    McAndrew, C. C.
    van Langevelde, R.
    Smit, G. D. J.
    Scholten, A. J.
    Klaassen, D. B. M.
    Watts, J.
    SOLID-STATE ELECTRONICS, 2009, 53 (01) : 18 - 29
  • [28] A Surface Potential-Based Model for Dual Gate Bilayer Graphene Field Effect Transistor Including the Capacitive Effects
    Bardhan, Sudipta
    Sahoo, Manodipan
    Rahaman, Hafizur
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (14)
  • [29] Surface potential-Based Compact Model for Negative Capacitance FETs Compatible for Logic Circuit: with Time Dependence and Multidomain Interaction
    Zhao, Ying
    Li, Ling
    Peng, Yue
    Li, Quan
    Yang, Guanhua
    Chuai, Xichen
    Li, Qiang
    Han, Genquan
    Liu, Ming
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [30] Surface potential-based analytical model for InGaZnO thin-film transistors with independent dual-gates
    何伊妮
    邓联文
    覃婷
    廖聪维
    罗衡
    黄生祥
    Chinese Physics B, 2020, 29 (04) : 473 - 477