Modeling of gate capacitance for deep sub-micron MOSFETs

被引：0
|
作者：
Dai Yuehua [1 ]
Chen Junning
Ke Daoming
Zhu Dezhi
Xu Chao
机构：
[1] Anhui Univ, Inst Elect Sci & Technol, Hefei 230039, Peoples R China
[2] Res Inst China Elect Technol Grp Corp, Hefei 230031, Peoples R China
来源：
CHINESE JOURNAL OF ELECTRONICS | 2007年 / 16卷 / 03期
关键词：
quantum mechanical effects; gate capacitance; inversion layer; polysilicon gate; POLYSILICON QUANTIZATION; MOS; VOLTAGE;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
With the scaling of MOSFET dimensions, the gate oxides become thinner. Due to the Quantum mechanical effects (QME's), the carrier distributions in the silicon substrate and polysilicon electrodes play more important role for the gate capacitance. Based on improved triangular potential well approximation and least-squares curve fit, a simplified analytical model combined the impact of quantum effects in inversion and polysilicon gate regions is proposed. The results of the model are compared and verified with the numerical simulation.
引用
收藏
页码：435 / 438
页数：4
相关论文
共 50 条
  • [21] Energy broadening of quantized inversion layer states in deep sub-micron MOSFETs
    Haque, A
    Rahman, A
    Khosru, QDM
    PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II, 2000, 3975 : 576 - 579
  • [22] Reliability simulation of AC hot carrier degradation for deep sub-micron MOSFETs
    Shimizu, S
    Tanizawa, M
    Kusunoki, S
    Inuishi, M
    Miyoshi, H
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1996, 79 (11): : 19 - 27
  • [23] Investigation of iridium as a gate electrode for deep sub-micron CMOS technology
    Pawlak, MA
    Schram, T
    Maex, K
    Vantomme, A
    MICROELECTRONIC ENGINEERING, 2003, 70 (2-4) : 373 - 376
  • [24] Capacitance modeling for deep submicron thin gate oxide MOSFETs
    (569):
  • [25] Performance Analysis of Parallel Adders in Sub-Micron and Deep Sub-Micron Technologies
    Krishna, R. S. S. M. R.
    Mal, Ashis Kumar
    2016 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING AND COMMUNICATIONS (MICROCOM), 2016,
  • [26] Microarchitectural power modeling techniques for deep sub-micron microprocessors
    Kim, NS
    Kgil, T
    Bertacco, V
    Austin, T
    Mudge, T
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 212 - 217
  • [27] THE SHUBNIKOV-DEHAAS EFFECT IN MICRON AND SUB-MICRON SI MOSFETS
    KAMGAR, A
    TSUI, DC
    SURFACE SCIENCE, 1982, 113 (1-3) : 467 - 473
  • [28] Sub-micron strained Si:SiGe heterostructure MOSFETs
    Clifton, PA
    Lavelle, SJ
    ONeill, AG
    MICROELECTRONICS JOURNAL, 1997, 28 (6-7) : 691 - 701
  • [29] SUB-MICRON CHANNEL MOSFETS LOGIC UNDER PUNCHTHROUGH
    NAKAMURA, T
    YAMAMOTO, M
    ISHIKAWA, H
    SHINODA, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (05) : 572 - 577
  • [30] Model for random telegraph signals in sub-micron MOSFETS
    Amarasinghe, NV
    Çelik-Butler, Z
    Zlotnicka, A
    Wang, F
    SOLID-STATE ELECTRONICS, 2003, 47 (09) : 1443 - 1449
12345