Characterization and simulation of signal propagation and crosstalk on advanced Cu-SiO2 on-chip interconnects for high speed circuits

被引：4

作者：

Bermond, C ^{[1
]}

Fléchet, B ^{[1
]}

Arnal, V ^{[1
]}

Farcy, A ^{[1
]}

Torres, J ^{[1
]}

Morand, Y ^{[1
]}

Le Carval, G ^{[1
]}

Charlet, F ^{[1
]}

Angénieux, G ^{[1
]}

机构：

[1] Univ Savoie, LAHC, F-73376 Le Bourget Du Lac, France

来源：

PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE | 2001年

关键词：

D O I：

10.1109/IITC.2001.930030

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Electrical high-speed signal characterization and simulation are presented for Cu/SiO2 on-chip wiring structure. Propagation constant, characteristic impedance and R, L, C, G matrices are extracted from frequency measurements in a whole spectrum and compared to values obtained by EM modeling. Very good agreement is reported between measured and simulated signals for propagation and crosstalk waveforms. Next, from previous results, highspeed signal propagation along interconnects is simulated to investigate electrical performances as a function of design. Impact of copper wiring, low k-dielectrics and geometry on electrical performance in terms of signal propagation and crosstalk level are studied.

引用

页码：104 / 106

页数：3

共 20 条

[1] High speed current-mode signaling circuits for on-chip interconnects
Katoch, A
Veendrick, H
Seevinck, E
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4138 - 4141
[2] Characterization of dual damascene Cu-SiO2 interconnects in time and frequency domains
Bermond, C
Flechet, B
Arnal, V
Farcy, A
Torres, J
Morand, Y
Le Carval, G
Salik, R
Bauzac, S
Angenieux, G
ADVANCED METALLIZATION CONFERENCE 2000 (AMC 2000), 2001, : 19 - 24
[3] Signal Integrity Analysis for High Speed On-Chip Interconnects Using Differential Evolution Algorithm
Sabanayagam, A.
Kumar, V. Abhai
Raju, S.
Kumar, N. Suresh
INCEMIC 2008: 10TH INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY, PROCEEDINGS, 2008, : 117 - 122
[4] Advances Toward Reliable High Density Cu-Cu Interconnects by Cu-SiO2 Direct Hybrid Bonding
Beilliard, Y.
Moreau, S.
Di Cioccio, L.
Coudrain, P.
Romano, G.
Nowodzinski, A.
Aussenac, F.
Jouneau, P. -H.
Rolland, E.
Signamarcheix, T.
2014 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2014,
[5] Analysis of On-chip Antennas for High-speed Signal Transmission in Silicon Integrated Circuits
Kimoto, K.
Sasaki, N.
Kubota, S.
Moriyama, W.
Kikkawa, T.
2008 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM, VOLS 1-9, 2008, : 3774 - 3777
[6] High-speed testing of Josephson logic circuits by an on-chip signal-pattern generator
Hashimoto, Y
Yorozu, S
Numata, H
Koike, M
Tanaka, M
Tahara, S
APPLIED SUPERCONDUCTIVITY, 1998, 6 (10-12) : 823 - 828
[7] AL-SIO2-AL SANDWICH MICROSTRIP LINES FOR HIGH-FREQUENCY ON-CHIP INTERCONNECTS
GONDERMANN, J
VONKAMIENSKI, EGS
ROSKOS, HG
KURZ, H
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1993, 41 (12) : 2087 - 2091
[8] On-chip short-time interval measurement for high-speed signal timing characterization
Xia, T
Lo, JC
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 326 - 331
[9] High capacitance density on-chip capacitor for Cu/SiO2 interconnect technology
Chen, Z
Yu, MB
Zhang, Y
Guo, LH
2002 3RD INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2002, : 163 - 166
[10] On-chip short-time interval measurement system for high-speed signal timing characterization
Xia, T
Lo, HC
JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (04) : 265 - 276

← 1 2 →