Extremely-scaled double-gate CMOS with non-self-aligned back gate

被引：0
|
作者：
Kim, K [1 ]
Hanafi, HI [1 ]
Cai, J [1 ]
Chuang, CT [1 ]
机构：
[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源：
2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TSA-TECH), PROCEEDINGS OF TECHNICAL PAPERS | 2005年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：110 / 111
页数：2
相关论文
共 50 条
  • [1] Off-state current and performance analysis for double-gate CMOS with non-self-aligned back gate
    Kim, K
    Hanafi, HI
    Cai, J
    Chuang, CT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (09) : 2104 - 2107
  • [2] Speed superiority of scaled double-gate CMOS
    Fossum, JG
    Ge, LX
    Chiang, MH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (05) : 808 - 811
  • [3] A new polysilicon CMOS self-aligned double-gate TFT technology
    Xiong, ZB
    Liu, HT
    Zhu, CX
    Sin, JKO
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2629 - 2633
  • [4] Super-self-aligned back-gate/double-gate planar transistors: Novel fabrication approach
    Lin, Hao
    Liu, Haitao
    Kumar, Arvind
    Avci, Uygar
    Van Delden, Jay S.
    Tiwari, Sandip
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (06): : 3230 - 3233
  • [5] Strained-Si channel super-self-aligned back-gate/double-gate planar transistors
    Lin, Hao
    Liu, Haitao
    Kumar, Arvind
    Avci, Uygar
    Van Delden, Jay S.
    Tiwari, Sandip
    Kumar, Arvind
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (06) : 506 - 508
  • [6] A novel self-aligned double-gate TFT technology
    Zhang, SD
    Han, RQ
    Sin, JKO
    Chan, MS
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (11) : 530 - 532
  • [7] A self-aligned double-gate polysilicon TFT technology
    Zhang, SD
    Han, R
    Sin, JKO
    Chan, MS
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 395 - 398
  • [8] Flexible Self-Aligned Double-Gate IGZO TFT
    Muenzenrieder, Niko
    Voser, Pascal
    Petti, Luisa
    Zysset, Christoph
    Buethe, Lars
    Vogt, Christian
    Salvatore, Giovanni A.
    Troester, Gerhard
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (01) : 69 - 71
  • [9] Extremely scaled double-gate CMOS performance projections, including GIDL-controlled off-state current
    Fossum, JG
    Kim, K
    Chong, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (11) : 2195 - 2200
  • [10] FinFET - A self-aligned double-gate MOSFET scalable to 20 nm
    Hisamoto, D
    Lee, WC
    Kedzierski, J
    Takeuchi, H
    Asano, K
    Kuo, C
    Anderson, E
    King, TJ
    Bokor, J
    Hu, CM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (12) : 2320 - 2325
12345