共 50 条
- [1] A Phase-Based Approach for On-Chip Bus Architecture Optimization [J]. COMPUTER JOURNAL, 2009, 52 (06): : 626 - 645
- [2] Design of the On-chip Bus Based on Wishbone [J]. 2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 3653 - 3656
- [4] An On-Chip Bus Modeling and Parameter Simulation Method Based on Utilization Analysis [J]. 2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
- [5] Specification of an asynchronous on-chip bus [J]. FORMAL METHODS AND SOFTWARE ENGINEERING, PROCEEDINGS, 2002, 2495 : 383 - 395
- [6] On-chip bus interleaving revisited [J]. Electrical Performance of Electronic Packaging, 2004, : 323 - 326
- [9] On-chip split shared data bus architecture for SoC [J]. CDES '05: Proceedings of the 2005 International Conference on Computer Design, 2005, : 104 - 108