A Bus Data Compression Method on a Phase-Based On-Chip Bus

被引:0
|
作者
Lee, Jaesung [1 ]
机构
[1] Korea Natl Univ Transportat, Dept Elect Engn, Chungju Si 380702, Chungbuk, South Korea
关键词
System-on-chip; on-chip bus; multimedia processor; VC-1; codec; video processor; POWER; ADDRESS;
D O I
10.5573/JSTS.2012.12.2.117
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper provides a method for compression transmission of on-chip bus data. As the data traffic on on-chip buses is rapidly increasing with enlarged video resolutions, many video processor chips suffer from a lack of bus bandwidth and their IP cores have to wait for a longer time to get a bus grant. In multimedia data such as images and video, the adjacent data signals very often have little or no difference between them. Taking advantage of this point, this paper develops a simple bus data compression method to improve the chip performance and presents its hardware implementation. The method is applied to a Video Codec - 1 (VC-1) decoder chip and reduces the processing time of one macro-block by 13.6% and 10.3% for SD and HD videos, respectively
引用
收藏
页码:117 / 126
页数:10
相关论文
共 50 条
  • [1] A Phase-Based Approach for On-Chip Bus Architecture Optimization
    Lee, Jaesung
    Lee, Hyuk-Jae
    Lee, Chanho
    [J]. COMPUTER JOURNAL, 2009, 52 (06): : 626 - 645
  • [2] Design of the On-chip Bus Based on Wishbone
    Dongye, Changlei
    [J]. 2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 3653 - 3656
  • [3] AN ON-CHIP BUS MODELING AND PARAMETER SIMULATION METHOD BASED ON UTILIZATION ANALYSIS
    Shi, Zaifeng
    Luo, Tao
    Li, Yuanqing
    Xu, Yan
    Yao, Suying
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (10)
  • [4] An On-Chip Bus Modeling and Parameter Simulation Method Based on Utilization Analysis
    Shi, Zaifeng
    Li, Yuanqing
    Chen, Xing
    Yao, Suying
    [J]. 2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [5] Specification of an asynchronous on-chip bus
    Plosila, J
    Seceleanu, T
    [J]. FORMAL METHODS AND SOFTWARE ENGINEERING, PROCEEDINGS, 2002, 2495 : 383 - 395
  • [6] On-chip bus interleaving revisited
    Elfadel, IM
    [J]. Electrical Performance of Electronic Packaging, 2004, : 323 - 326
  • [7] CoreConnect: The on-chip bus system
    Weiss, R
    [J]. ELECTRONIC DESIGN, 2001, 49 (07) : 110 - 111
  • [9] On-chip split shared data bus architecture for SoC
    Yang, YS
    Roh, TM
    Lee, DW
    Kwon, WH
    Kim, J
    [J]. CDES '05: Proceedings of the 2005 International Conference on Computer Design, 2005, : 104 - 108
  • [10] Simultaneous on-chip bus synthesis and voltage scaling under random on-chip data traffic
    Pandey, Sujan
    Glesner, Manfred
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (10) : 1111 - 1124