Nonvolatile floating-gate memory programming enhancement using well bias

被引:0
|
作者
Makwana, JJ [1 ]
Schroder, DK
机构
[1] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA
[2] Arizona State Univ, Ctr Solid State Elect Res, Tempe, AZ 85287 USA
关键词
electron injection; flash nonvolatile memory; ohmic; programming speed; Schottky; well bias;
D O I
10.1109/TED.2005.861723
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A nonvolatile memory programming approach using ohmic and Schottky well bias contacts is proposed. Programming efficiency using positive and negative bias voltages are compared in addition to electric field differences between the biases and type of contacts using experimental data and simulations. High-injection efficiency of electrons to the floating-gate is achieved using a negatively biased Schottky contact and a positively biased ohmic contact. A low-injection efficiency is achieved using a negatively biased ohmic contact and a positively biased Schottky contact. Index Terms-Electron injection, Flash, nonvolatile memory, ohmic, programming speed, Schottky, well bias.
引用
收藏
页码:258 / 262
页数:5
相关论文
共 50 条
  • [1] NEW APPROACH FOR FLOATING-GATE MOS NONVOLATILE MEMORY
    LEE, HS
    [J]. APPLIED PHYSICS LETTERS, 1977, 31 (07) : 475 - 476
  • [2] Continuous-Time Programming of Floating-Gate Transistors for Nonvolatile Analog Memory Arrays
    Rumberg, Brandon
    Clites, Spencer
    Abulaiha, Haifa
    DiLello, Alexander
    Graham, David
    [J]. JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2021, 11 (01) : 1 - 21
  • [3] A NONVOLATILE ANALOG NEURAL MEMORY USING FLOATING-GATE MOS-TRANSISTORS
    YANG, H
    SHEU, BJ
    LEE, JC
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1992, 2 (01) : 19 - 25
  • [4] Nonvolatile memory with a metal nanocrystal/nitride heterogeneous floating-gate
    Lee, C
    Hou, TH
    Kan, ECC
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2697 - 2702
  • [5] DIFMOS - FLOATING-GATE ELECTRICALLY ERASABLE NONVOLATILE SEMICONDUCTOR MEMORY TECHNOLOGY
    GOSNEY, WM
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1977, 24 (05) : 594 - 599
  • [6] Investigation of Back-Bias Capacitance Coupling Coefficient Measurement Methodology for Floating-Gate Nonvolatile Memory Cells
    Beug, M. Florian
    Rafhay, Quentin
    van Duuren, Michiel J.
    Duane, Russell
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (06) : 1253 - 1260
  • [7] A Floating-Gate Memory Cell for Continuous-Time Programming
    Rumberg, Brandon
    Graham, David W.
    [J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 214 - 217
  • [8] FLOATING-GATE REPROGRAMMABLE NONVOLATILE EEPROM TECHNOLOGY
    SWEETMAN, D
    [J]. ELECTRONIC ENGINEERING, 1995, 67 (819): : 99 - &
  • [9] Synthesis and characterization of aerosol silicon nanocrystal nonvolatile floating-gate memory devices
    Ostraat, ML
    De Blauwe, JW
    Green, ML
    Bell, LD
    Brongersma, ML
    Casperson, J
    Flagan, RC
    Atwater, HA
    [J]. APPLIED PHYSICS LETTERS, 2001, 79 (03) : 433 - 435
  • [10] Floating-Gate Nonvolatile Memory With Ultrathin 5-nm Tunnel Oxide
    Ma, Yanjun
    Deng, Rui
    Nguyen, H.
    Wang, Bin
    Pesavento, Alberto
    Niset, M.
    Paulsen, Ron
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (12) : 3476 - 3481