A compact model for flicker noise in MOS transistors for analog circuit design

被引:29
|
作者
Arnaud, A [1 ]
Galup-Montoro, C
机构
[1] Univ Republica, Fac Ingn, IIE, GME, Montevideo, Uruguay
[2] Univ Fed Santa Catarina, Dept Engn Eletr, LCI, Florianopolis, SC, Brazil
关键词
1/f noise; compact modeling; flicker noise; MOSFET; noise;
D O I
10.1109/TED.2003.815143
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Designers need accurate models to estimate 1/f noise in MOS transistors as a function of their size, bias point, and technology. Conventional models present limitations; they usually do not consistently represent the series-parallel associations of transistors and may not provide adequate results for all the operating regions, particularly moderate inversion. In this brief, we present a consistent, physics-based, one-equation-all-regions model for flicker noise developed with the aid of a one-equation-all-regions do model of the MOS transistor.
引用
收藏
页码:1815 / 1818
页数:4
相关论文
共 50 条
  • [31] Compact modelling of noise for RF CMOS circuit design
    Scholten, AJ
    Tiemeijer, LF
    van Langevelde, R
    Havens, RJ
    Zegers-van Duijnhoven, ATA
    de Kort, R
    Klaassen, DBM
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (02): : 167 - 174
  • [32] STUDIES ON NOISE OF MOS TRANSISTORS
    GOLDER, J
    BALDINGE.E
    ZEITSCHRIFT FUR ANGEWANDTE MATHEMATIK UND PHYSIK, 1970, 21 (04): : 674 - &
  • [33] THERMAL NOISE OF MOS TRANSISTORS
    KLAASSEN, FM
    PRINS, J
    PHILIPS RESEARCH REPORTS, 1967, 22 (05): : 505 - +
  • [34] Flicker noise in deep submicron nMOS transistors
    Lukyanchikova, N
    Garbar, N
    Petrichuk, M
    Simoen, E
    Claeys, C
    SOLID-STATE ELECTRONICS, 2000, 44 (07) : 1239 - 1245
  • [35] RECOMBINATION, THERMAL FEEDBACK AND FLICKER NOISE IN TRANSISTORS
    MULLER, O
    ARCHIV DER ELEKTRISCHEN UND UBERTRAGUNG, 1970, 24 (04): : 169 - &
  • [36] Analog circuit design using amorphous silicon thin film transistors
    Madeira, P
    Hornsey, R
    1997 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CONFERENCE PROCEEDINGS, VOLS I AND II: ENGINEERING INNOVATION: VOYAGE OF DISCOVERY, 1997, : 633 - 636
  • [37] Experimental Validation of a Compact Pinhole Latent Defect Model for MOS Transistors
    Gomez, Jhon
    Xama, Nektar
    Lootens, Dirk
    Coyette, Anthony
    Vanhooren, Ronny
    Dobbelaere, Wim
    Gielen, Georges
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (09) : 4796 - 4802
  • [38] INTEGRATED CHOPPER CIRCUIT WITH MOS TRANSISTORS
    OVERGOOR, BJ
    PHILIPS TECHNICAL REVIEW, 1970, 31 (7-9): : 248 - &
  • [39] FUNDAMENTALS OF LOW-NOISE ANALOG CIRCUIT-DESIGN
    LEACH, WM
    PROCEEDINGS OF THE IEEE, 1994, 82 (10) : 1515 - 1538
  • [40] CHARACTERIZATION AND MODELING OF MISMATCH IN MOS-TRANSISTORS FOR PRECISION ANALOG DESIGN - REPLY
    LAKSHMIKUMAR, KR
    COPELAND, MA
    HADAWAY, RA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (01) : 296 - 296