Design Space Exploration of throughput-optimized arrays from recurrence abstractions

被引：0
|
作者：
Jacob, Arpith C. [1 ]
Buhler, Jeremy D. [1 ]
Chamberlain, Roger D. [1 ]
机构：
[1] Washington Univ, St Louis, MO 63130 USA
来源：
FPGA 10 | 2010年
关键词：
Systolic Array; Throughput Optimization; Recurrences; FPGA; Dynamic Programming;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：286 / 287
页数：2
相关论文
共 50 条
  • [21] ALGORITHMIC LEVEL DESIGN SPACE EXPLORATION TOOL FOR CREATION OF HIGHLY OPTIMIZED SYNTHESIZABLE CIRCUITS
    Aslam, Nazish
    Arslan, Tughrul
    Erdogan, Ahmet
    2007 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PTS 1-3, 2007, : 81 - +
  • [22] AsteRISC: A Size-Optimized RISC-V Core for Design Space Exploration
    Saussereau, Jonathan
    Leroux, Camille
    Begueret, Jean-Baptiste
    Jego, Christophe
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [23] Design space exploration of high throughput finite field multipliers for channel coding on Xilinx FPGAs
    de Schryver, C.
    Weithoffer, S.
    Wasenmueller, U.
    Wehn, N.
    ADVANCES IN RADIO SCIENCE, 2012, 10 : 175 - 181
  • [24] NSGA-II-Based Design Space Exploration for Energy and Throughput Aware Multicore Architectures
    Hussain, Ishfaq
    Parveen, Abida
    Ahmad, Ayaz
    Qadri, Muhammad Yasir
    Qadri, Nadia N.
    Ahmed, Jameel
    CYBERNETICS AND SYSTEMS, 2017, 48 (6-7) : 536 - 550
  • [25] Design Space Exploration of Typical STT MTJ Stacks in Memory Arrays in the Presence of Variability and Disturbances
    Augustine, Charles
    Raychowdhury, Arijit
    Somasekhar, Dinesh
    Tschanz, James
    De, Vivek
    Roy, Kaushik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (12) : 4333 - 4343
  • [26] Incorporating Energy and Throughput Awareness in Design Space Exploration and Run-time Mapping for Heterogeneous MPSoCs
    Nam Khanh Pham
    Singh, Amit Kumar
    Kumar, Akash
    Aung, Khin Mi Mi
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 513 - 521
  • [27] SYNTHESIS ASPECTS IN THE DESIGN OF EFFICIENT PROCESSOR ARRAYS FROM AFFINE RECURRENCE EQUATIONS
    CLAUSS, P
    MONGENET, C
    JOURNAL OF SYMBOLIC COMPUTATION, 1993, 15 (5-6) : 547 - 569
  • [28] Design space exploration of optimized hybrid SVPWM techniques based on spatial region for three level VSI
    Vivek, G.
    Nair, Meenu D.
    Biswas, Jayanta
    Barai, Mukti
    ELECTRICAL ENGINEERING, 2021, 103 (05) : 2473 - 2495
  • [29] Design space exploration of optimized hybrid SVPWM techniques based on spatial region for three level VSI
    G. Vivek
    Meenu D. Nair
    Jayanta Biswas
    Mukti Barai
    Electrical Engineering, 2021, 103 : 2473 - 2495
  • [30] Design space exploration of embedded systems: A view from diverse domains
    Vega-Rodriguez, Miguel A.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (10) : 1113 - 1114
12345