An Efficient Approch to VLSI Circuit Partitioning using Evolutionary Algorithms

被引:2
|
作者
Sangwan, Dhiraj [1 ]
Verma, Seema [2 ]
Kumar, Rajesh [3 ]
机构
[1] CSIR CEERI, Pilani, Rajasthan, India
[2] Banasthali Vidyapeeth, ECE Dept, Vanasthali, Rajasthan, India
[3] MNIT, ECE Dept, Jaipur, Rajasthan, India
关键词
Algorithm; Evolutionary Algorithm; VLSI; Circuit Partitioning; Kernighan Lin; Fiduccia Mattheyses Algorithm; optimization; Simulated Annealing; Genetic Algorithm; cut-size;
D O I
10.1109/CICN.2014.195
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Circuit Partitioning generally formulated as graph partitioning problem is an important step in physical design of circuits. The use of Evolutionary techniques is increasingly used to solve NP complete problems i.e. applications for logic minimization and simulation heuristics. This paper explores the evolutionary approach of genetic algorithm and propose a hybrid technique involving the strengths of the existing techniques resulting in a better partitioning and placement of circuits. It can further be extended to the Hardware/Software boundary of algorithms and can be applied to real world physical design problems.
引用
收藏
页码:925 / 929
页数:5
相关论文
共 50 条
  • [31] VLSI circuit partitioning by cluster-removal using iterative improvement techniques
    Dutt, S
    Deng, WY
    1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 194 - 200
  • [32] Fault Tolerant Circuit Design using Evolutionary Algorithms
    Wu, Huicong
    JOURNAL OF COMPUTERS, 2014, 9 (01) : 95 - 100
  • [33] A parallel evolutionary algorithm for circuit partitioning
    Baños, R
    Gil, C
    Montoya, MG
    Ortega, J
    ELEVENTH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2003, : 365 - 371
  • [34] Efficient method of input variable partitioning in functional decomposition based on evolutionary algorithms
    Rawski, M
    Selvaraj, H
    Morawiecki, P
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 136 - 143
  • [35] High Performance Genetic Algorithm for VLSI Circuit Partitioning
    Simona, Dinu
    ADVANCED TOPICS IN OPTOELECTRONICS, MICROELECTRONICS, AND NANOTECHNOLOGIES VIII, 2016, 10010
  • [36] A probability-based approach to VLSI circuit partitioning
    Dutt, S
    Deng, WY
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 100 - 105
  • [37] Probability-based approaches to VLSI circuit partitioning
    Dutt, S
    Deng, WY
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (05) : 534 - 549
  • [38] A discrete dynamic convexized method for VLSI circuit partitioning
    Chen, Jiarui
    Zhu, Wenxing
    OPTIMIZATION METHODS & SOFTWARE, 2013, 28 (04): : 670 - 688
  • [39] An efficient algorithm for circuit partitioning
    Yodtean, A
    Choomchuay, S
    Suzuki, Y
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 359 - 362
  • [40] EFFECTIVE HEURISTIC ALGORITHMS FOR VLSI CIRCUIT PARTITION
    TAO, L
    ZHAO, YC
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1993, 140 (02): : 127 - 134